


NIM Standard

NIM is an acronym for Nuclear Instrumentation Methods. The NIM standard (DOE/ER-0457) was established in 1964 for the nuclear and high energy physics communities. The goal of NIM was to promote the interchangeability of instrumentation modules. Standard NIM modules are 8.75 inches tall and a width which is a multiple of 1.35 inches (= "single width"; "double width" = 2.7 inches)

Example: extended pin set

	Woll Logging NIMS Bin (NIM Crate) Binout							
	Well Logging NIMS Bin (NIM Crate) Pinout							
Pin	Description	Pin	Description					
1	Bell/Worth Temp. Interconnect	22						
2	Bell/Worth Bond Gate	23						
3		24						
4	Bell/Worth Scope	25						
5		26						
6		27						
7		28	+24 Volts (Not In All Bell Bins)					
8	Voltage Control - 300 Volt P.S.	29	-24 Volts (Not In All Bell Bins)					
9	+300 Volts Downhole P.S.*	30						
10	+6 Volts / Non-Bell Bond Gate	31						
11	-6 Volts (If Implemented)	32						
12		33	120vac Line Power "Hot"					
13		34	Ground, Clean (Digital)**					
14	-300 Volts Downhole P.S.*	35						
15		36	Bell/Worth Scope Sync					
16	+12 Volts (Always Present)	37	Bell/Worth Recorder					
17	-12 Volts (Always Present)	38						
18	Electrode #1	39						
19	Bell/Worth Scope Z Mod	40	RA Logging Line (Coax)					
20	Electrode #2	41	120vac Line power "Neutral"					
21	Electrode #3	42	Ground, Dirty (Signal)**					
	50 or ±200 Volts in Comprobe bins.	to acti	bor in logging bing					
111	**Pins 34 and 42 are usually connected together in logging bins.							





CAMAC Standard

CAMAC is also an acronym: Computer Automated Measurement and Control. The CAMAC standard (IEEE 583) was established in 1975 and has been used in virtually every physics laboratory and many industrial applications. While other modular instrumentation standards have been widely adopted, the robust CAMAC module and enclosure construction and simple hardware level interface means CAMAC is still a viable choice for instrument applications today.

CAMAC Dataway Pinout 2R 10R 11R 12R 13R W20 15R W18 W16 17R 18R 20 20R 21 22 23 21R 25R 27R 30R R13 31 32 31R 32R 33 33R R7 34R R5 35R R3 36R R1 37R -24V 38R +12V 41R +24V 42R GND

Separate 24-bit Read/Write Busses

Simple FNAD commanding:

e.g. F = 0 (read)

N = 1 (crate slot)

A = card channel #


D = data (either)

Z = initialize (reset)

X = I'm responding

Q = zero suppress

L = LAM (Look-At-Me)



LeCroy 3377 500ps multi-hit TDC




FASTBUS Standard


FASTBUS is a standard largely exclusive to High Energy Physics. Detailed in ANSI/IEEE 960 and IEC-547, it is designed for VERY high power operation (many kW per crate – from the age of ECL)

Hundreds of pins, Impossible to detail here and it is likely you will never need to know this.

Mechanics are frightening: bed of nails in back.
However the performance can be excellent!



Back edge




LeCroy 1877S 500ps multi-hit TDC 96-channels – backbone of Belle Exp.



VME Standard


Developed to allow high-density CPU/Memory/IO/Data Acquisition (DAQ) on a common bus.



A computer standard

Pin	Signal Name	Signal Name	Signal Name
	Row A	Row B	Row C
	D00	D DOSZ#	D08
1		BBSY*	
4	D01	BCLR*	D09
2 3 4	D02	ACFAIL*	D10
4	D03	BG0IN*	D11
5	D04	BG0OUT*	D12
6	D05	BG1IN*	D13
7	D06	BG1OUT*	D14
8	D07	BG2IN*	D15
9	GND	BG2OUT*	GND
10	SYSCLK	BG3IN*	SYSFAIL*
11	GND	BG3OUT*	BERR*
12	DS1*	BR0*	SYSREST*
13	DS0*	BR1*	LWORD*
14	WRITE*	BR2*	AM5
15	GND	BR3*	A23
16	DTACK*	AM0	A22
17	GND	AM1	A21
18	AS*	AM2	A20
19	GND	AM3	A19
20	IACK*	GND	A18
21	IACKIN*	SERCLK	A17
22	IACKOUT*	SERDAT*	A16
23	AM4	GND	A15
24	A07	IRQ7*	A14
25	A06	IRQ6*	A13
26	A05	IRQ5*	A12
27	A04	IRQ4*	A11
28	A03	IRQ3*	A10
29	A02	IRQ2*	A09
30	A01	IRQ1*	A08
31	-12∀	+5V Standby	+12V
32	+5₹	+5v	+5♥


Pin	Signal Name Row A	Signal Name Row B	Signal Name Row C
	IOW II	IOW D	Itow C
1	NC	+5₹	NC
2	NC	GND	NC
3	NC	RESERVED	NC
4	NC	A24	NC
5	NC	A25	NC
6	NC	A26	NC
7	NC	A27	NC
8	NC	A28	NC
9	NC	A29	NC
10	NC	A30	NC
11	NC	A31	NC
12	NC	GND	NC
13	NC	+5∀	NC
14	NC	D16	NC
15	NC	D17	NC
16	NC	D18	NC
17	NC	D19	NC
18	NC	D20	NC
19	NC	D21	NC
20	NC	D22	NC
21	NC	D23	NC
22	NC	GND	NC
23	NC	D24	NC
24	NC	D25	NC
25	NC	D26	NC
26	NC	D27	NC
27	NC	D28	NC
28	NC	D29	NC
29	NC	D30	NC
30	NC	D31	NC
31	NC	GND	NC
32	NC	+5∀	NC





VIPA (VME64) Standard


Many extensions (too numerous to list) to allow higher speed, more usable area beyond 160mm deep 6U Eurocard standard. 5 row connectors added to help with lack of power.






GPIB/HPIB

The IEEE-488 standard goes under a number of names (General Purpose Interface Bus/ Hewlett-Packard Interface Bus). 600kByte/s max. Convenient for slow acquistion/control.



Pin	Signal Name	Function	Pin	Signal Name	Function
1	DIO1	Data input/output bit 1	13	DIO3	Data input/output bit 5
2	DI O2	Data input/output bit 2	14	DIO6	Data input/output bit 6
3	DI 03	Data input/output bit 3	15	DI07	Data input/output bit 7
4	DI 04	Data input/output bit 4	16	DIO8	Data input/output bit 8
5	EOI	End-or-identify	17	REN	Remote enable
6	DAV	Data valid	18	SHIELD	Ground (DAV)
7	NRFD	Not ready for data	19	SHIELD	Ground (NRFD)
8	NDAC	Not data accepted	20	SHIELD	Ground (NDAC)
9	IFC	Interface clear	21	SHIELD	Ground (IFC)
10	SRQ	Service request	22	SHIELD	Ground (SRQ)
11	ATN	Attention	23	SHIELD	Ground (ATN)
12	SHIELD	Chassis ground	24	SIGNALGND	Signal ground
				·	

Common interface for high-end instruments




Hermaphrodite connectors easy to daisychain and stack.




ISA Bus

(Industry Standard Architecture) At 8MHz and 8/16 bit data bus, was the original PX-XT bus. This flexibility and open standard allowed the PC to bury the Apple.

Two popular card configurations





Pin		<i>l</i> 1	J	2
#	A Row	B Row	C Row	D Row
1	Channel Check	Ground	System Enable	Memory 16 bit select
2	Data 7	Reset	Unlatched Address 22	I/O 16bit Chip Select
3	Data 6	+5v	Unlatched Address 23	IRQ10
4	Data 5	IRQ9	Unlatched Address 21	IRQ11
5	Data 4	-5v	Unlatched Address 20	IRQ12
6	Data 3	DMA Request 2	Unlatched Address 19	IRQ15
7	Data 2	-12v	Unlatched Address 18	IRQ14
8	Data 1	Zero Wait State	Unlatched Address 17	DMA ACK0
9	Data 0	+12v	Memory Read	DMA Request 0
10	I/O Channel Ready	Ground	Memory Write	DMA ACK5
11	Address Enable	Real Memory Write	Data 8	DMA Request 5
12	Address 19	Real Memory Read	Data 9	DMA ACK6
13	Address 18	I/O Write	Data 10	DMA Request 6
14	Address 17	I/O Read	Data 11	DMA ACK7
15	Address 16	DMA ACK3	Data 12	DMA request 7
16	Address 15	DMA Request 3	Data 13	+5v
17	Address 14	DMA ACK1	Data 14	Master
18	Address 13	DMA Request 1	Data 15	Ground
19	Address 12	Refresh	N/A	N/A
20	Address 11	CLK	N/A	N/A
21	Address 10	IRQ7	N/A	N/A
22	Address 9	IRQ6	N/A	N/A
23	Address 8	IRQ5	N/A	N/A
24	Address 7	IRQ4	N/A	N/A
25	Address 6	IRQ3	N/A	N/A
26	Address 5	DMA ACK2	N/A	N/A
27	Address 4	Terminal Count	N/A	N/A
28	Address 3	Address Latch En	N/A	N/A
29	Address 2	+5v	N/A	N/A
30	Address 1	Oscillator	N/A	N/A
31	Address 0	Ground	N/A	N/A

The PCXT bus uses the J1 A/B rows, and a PCAT bus uses the J1 [A/B rows] and J2 [C/D rows] connectors. The fingers are copper strips on the PWB spaced on 0.1 inch centers. The PCAT bus was an up-grade to the original PCXT bus.

PCI [Parallel] Bus Pin-Out


Pin Al	Hem e	Discription Test Logic Reset	Pin Bl	Nem e	Description -12 VDC
AZ	HIV.	H2 VDC	B2	ICK	TertChel
A3	IMS		E3	GND	Gound
ы	IDI	Test Data Input	E4	ĪDO	Tart Data Output
	₽V			ΗV	+5 VIC
N N			B4 B7	HIB INTB	+5 VIIC
NS AS	HIV:		-	MID	Interrupt B Interrupt D
A9				PRENT	Present
Ale			B10		Reserved.
All		Recented		PLEN II	Pacent
	GNTD03	One used as Krayway Fas 3 MG area sel PRVB	B12	CENTO	Choused on Keyway for 3 Miles was sel PWS
	GMID05	Chausd as Keyway for 3 3 Claivs sol PWS	B13	GMD	Choused on Open (Key) for 3.3 Conversed PWS
	33Vann RESET			RHS GND	Reserved Ground
				CLK	Clock
	GNI			CENTO	Govad
A18	GMID18	Garmi	B18	REQ	Raquet
					Power (+5 Vor+33 V)
AZ0				AD81	Address/Data31
	+8.3'V01 AD28			ADZ9 GND	Adduse/Data 29 Gao und
				AD27	Address/Data 27
	GMIL0			AD25	Address/Data 25
			B25	+3V	+33VEC
	IDSEL			CABES	Command, Byte Haable 3
	+9.3V03			AD23	Address/Data 23
				GND	Georgia
	AID20 GBNIIL2			ADI1 ADI9	Adher/Dat 21 Adher/Dat 19
A31	ADIS	Address/Data18		#3V	+33 VDC
	ADI			AD17	Adher/Dat 17
A 33	+8.37/03	+63 V/DC			Command, Byte Fnable 2
A34		Address or Data phase	B34	GNTI13	Govad
				BTLIM	Initiator Ready
Αŝί	IND/M	I arget Ready	B3 6	+3 3 V 0 G	+3.3 VIDC
	GRITTLS STOR				Denice Select
					Ground Total has
Ad 0		Record	P4.0	LOCK# PERR#	David elleror
M1		Recented	B+1	+83V08	+33 VDC
A#Z	GNIL17	Gaoranal	E42	SEER#	SymmEmr
Ad3	PAR.	Raity	B 43	+33109	+33 VIDC
141				C/BEL	Command, Byte Frable 1
		#3 VDC	B45	AD14	Address/Data14
	ADB	Address/Data13	B4 6		Ground
				AD17	Adhus/Dat-17 Adhus/Dat-10
	GNII19 AD9				Address/Data 10 Ground
					Open or Ground for 3 3 VPWB
AJI	Kayway	Openor Ground for 3 3 VPWB	B51	Keyway	Open or Ground for 3 3 VPWB
AJ2	C/BBD	Command, Byta Haabla 0	B52	AD8	Address/Data 8
	#3VII	+83 VDC			Address/Data7
			B54	+83V42	+33 VIDC
	AD#	Address/Data+		ADS	Address/Date 5
				ADS CRITEZ	Address/Data3
					Address/Data1
					Powez (+5 Voz+33 V)
A/O			B60	ACK4	Admosted po 64 bit
	VCC11			VCC10	+5 VIIC
A/Z	VCC13				+5 VIIC
		64 hitspac		YAWY	
67-	CMC	64 bitspac	ar K	YAWY	b
				RHS GNID	Reserved Ground
AC.	C/BFI1W				Command, Byte Fnable 6
					Command, Byte Fnable +
		Parity 64	B67	GMD	Georgia
A/8	ADQ	Address/Data 42	B48	AD63	Address/Data (3
				AD41	Address/Data (1
	AD40			+5V	Powez (+5 Voz+33 V)
	AD38			AD59	Address/Data 59
	GND ADM			AD57 GND	Addmes/Data 57 Gavand
				ADSS	Address/Data 55
				AD53	Address/Data 53
		Address/Data 52	B74	GND	Gormal
A75 A74		4.55	B77	AD51	Address/Data 51
675 676 677	AD30				Address/Data+9
675 676 677 878	AD30 GND	Gaorand	B78	AD+9	NUMBER ADDRESS
675 676 677 678 679	ADM GND ADM	Gnovad Addaes/Data+8	B78 B79	ΗV	Power (+5 Vor+33 V)
675 676 677 678 679 680	ADW GND ADW ADW	Garund Address/Data+8 Address/Data+6	B78 B79 B80	HSV AD47	Powez (+5 Voz+33 V) Address/Date+7
(TA 174 1754 1874 1884 1884	ADM GMD ADM ADM	Ground Address/Data+8 Address/Data+6 Ground	B78 B79 B80 B81	HSV AIDH7 AIDH3	Power (45 Vor+33 V) Address/Data 47 Address/Data 45
(TA 676 878 879 880 1881	ADW GND ADW ADW GND ADW	Gavand Address/Data+8 Address/Data+6 Gavand Address/Data+4	B78 B79 B80 B81 B82	HSV AD47	Power (+5 Vor+33 V) Address (Dots+7 Address (Dots+5 Ground
(TA 6TA 6TA 6TA 9TA 9EA 18A 18A 18A 18A	ADM GND ADM ADM GND ADM ADM	Growni Address/Data +8 Address/Data +6 Growni Address/Data +4 Address/Data +4 Address/Data +2	B78 B79 B80 B81 B82 B83	HSV ADH7 ADH3 GNID ADH3	Power (45 Voz+33 V) Address/Dets.47 Address/Dets.45 Ground Address/Dets.43
633 637 638 639 680 681 683 684	ADW GND ADW ADW GND ADW ADW ADW 45V	Ge und Addines/Deta+8 Addines/Deta+4 Ge und Addines/Deta+4 Addines/Deta+4 Potates/Deta+2 Potate(+) Vor+33 V)	B78 B79 B80 B81 B82 B83	AD47 AD43 GND AD43 AD43	Power (+5 Vor+33 V) Address (Dots+7 Address (Dots+5 Ground
675 676 676 679 680 681 683 684 684 683	ADM GND ADM ADM GND ADM ADM ADM ADM ADM ADM	Secund Address/Date +8 Address/Date +6 Geound Address/Date +4 Address/Date +4 Address/Date +4 Powar(+5 Voz+33 V) Address/Date +0 Address/Date +0	B78 B79 B80 B81 B82 B83 B84 B83	AD47 AD43 GND AD43 AD43	Power (+5 Vor.+3 3 V) Address (Dets.+7 Address (Dets.+5 Gov. und Address (Dets.+3 Address (Dets.+3 Address (Dets.+1
675 676 676 679 680 681 683 684 684 683	ADM GND ADM ADM GND ADM ADM ADM ADM ADM ADM	Ground	B78 B79 B80 B81 B82 B83 B84 B84	HSV ADHS GNID ADHS ADHS ADHI GNID ADB9 ADB9	Fowart (4) Voz +3 3 V) Adhase (Duh +7 Adhase (Duh +6) Gro mal Adhase (Duh +3 Adhase (Duh +1 Gro mal Adhase (Duh +1 Adhase (Duh +1 Adhase (Duh 3) Adhase (Duh 3)
675 676 677 678 680 681 683 684 687 688	AD00 GMD AD48 AD44 GMD AD42 45V AD40 AD60 AD60 AD60 AD60 AD60 AD60 AD60 AD6	Go will Addins (Dan 148 Addins (Dan 148 Go will Addins (Dan 14 Addins (Dan 18 Go will Addins (Dan 18 Addins (Dan 18 Addins (Dan 18	B78 B79 B80 B81 B83 B84 B83 B84 B86 B86 B86	HSV ADHS GNID ADHS ADHS ADHS GNID ADB9 ADB9 ADB7	Power (by Vor#3) V) Adhary Duch 17 Foldman Duch 17 Foldman Duch 15 Go wall Foldman Duch 13 Foldman Duch 14 Foldman Duch 14 Foldman Duch 14 Foldman Duch 15 Foldman Duch 17 Foldman Duch 18 Fol
675 676 677 678 679 680 681 683 684 687 686 687 688	AD00 GMD AD48 AD44 GMD AD42 +5V AD60 AD68 GMD AD60 AD68 GMD AD68 GMD AD68	Go will Adhard Dan 48 Adhard Dan 48 Adhard Dan 44 Adhard Dan 44 Adhard Dan 42 Bo wild Vor 23 3 V Adhard Dan 40 Adhard Dan 41 Adhard Dan 41 Adhard Dan 41	B78 B79 B80 B81 B83 B84 B85 B87 B86 B87	H5V AD47 AD43 GRID AD43 AD41 GRID AD39 AD67 H5V AD63	Power (45 Vor+3) V) Adhuss/Duh 47 Adhuss/Duh 47 Adhuss/Duh 47 Adhuss/Duh 43 Go wal Adhuss/Duh 41 Go wal Adhuss/Duh 41 Go wal Adhuss/Duh 39 Adhuss/Duh 37 Power (45 Vor+3) V) Adhuss/Duh 37
675 676 677 678 679 680 681 684 684 686 687 688 689 689	AD00 GRID AD48 AD44 AD44 AD42 AD42 AD40 AD60 AD60 AD60 AD60 AD60 AD60 AD60 AD6	Go will Adlins (Dan 14 Adlins (Dan 16 Adlins (Dan 1	B78 B79 B80 B81 B83 B84 B85 B87 B87 B88 B89	H5V AD47 AD43 GRID AD43 AD41 GRID AD39 AD37 H5V AD33 AD33	Power (V Vor+3) V) Adhars/Dash T Adhars/Dash T Adhars/Dash S Go wal Adhars/Dash S Adhars/Dash I Adhars/Dash S
675 676 677 678 679 680 683 684 687 688 689 689 690	AD00 GRID AD48 AD44 GRID AD44 AD42 +5V AD60 AD60 AD60 AD60 AD60 AD60 AD60 AD60	Go wall. Alkano/Chat 6 Alkano/Chat 6 Alkano/Chat 4 Alkano/Chat 4 Alkano/Chat 4 Alkano/Chat 4 Alkano/Chat 4 Alkano/Chat 7 Alkano/Chat 7 Alkano/Chat 8 Go wall Alkano/Chat 3 Go wall	B78 B79 B80 B81 B83 B84 B83 B87 B86 B89 B90	H5V AD47 AD43 GRID AD43 AD41 GRID AD89 AD87 H5V AD83 AD83 GRID	Power (by Vor+3) V) Althor/Dash 77 Althor/Dash 57 Gov and Althor/Dash 50 Gov and Althor/Dash 51 Gov and Althor/Dash 51 Gov and Althor/Dash 51 Gov and Althor/Dash 59 Althor/Dash 59 Althor/Dash 59 Althor/Dash 50 Althor/Dash 50 Althor/Dash 50 Gov and Gov and
675 676 677 678 679 680 681 683 684 686 688 689 689 690 691	AD30 CSND AD48 AD44 CSND AD44 AD42 +5V AD40 AD68 CSND AD68 CSND AD64 AD68 CSND AD64 AD68 CSND AD64 AD68 CSND AD64 AD68 CSND	Go will. Allian (Zh.M.)	B78 B79 B80 B81 B83 B84 B85 B87 B88 B89 B90 B91	H5V AD47 AD43 GRID AD43 AD41 GRID AD39 AD37 H5V AD33 AD33	Power (V Vor+3) V) Adhars/Dush 7 Adhars/Dush 5 Go und Adhars/Dush 1 Adhars/Dush 1 Adhars/Dush 1 Adhars/Dush 1 Adhars/Dush 3



PCI Bus

(Peripheral Components Interface) High-speed successor to the venerable ISA bus.

Reflective wave transmission: max. 7 slots



PMC, PCMCIA variants




Pin	Signal Name						
	Row Z	Row A	Row B	Row C	Row D	Row E	Row F
25	GND	5V	REQ64#	ENUM#	3.3V	5V	GND
24	GND	AD[1]	5V	V(I/O)	AD[0]	ACK64#	GND
23	GND	3.3V	AD[4]	AD[3]	5V	AD[2]	GND
22	GND	AD[7]	GND	3.3V	AD[6]	AD[5]	GND
21	GND	3.3V	AD[9]	AD[8]	M66EN	C/BE[0]#	GND
20	GND	AD[12]	GND	V(I/O)	AD[11]	AD[10]	GND
19	GND	3.3V	AD[15]	AD[14]	GND	AD[13]	GND
18	GND	SERR#	GND	3.3V	PAR	C/BE[1]#	GND
17	GND	3.3V	SDONE	SBO#	GND	PERR#	GND
16	GND	DEV SEL#	GND	V(I/O)	STOP#	LOCK#	GND
15	GND	3.3V	FRAME#	IRDY#	GND	TRDY#	GND
14	KEY						
13	KEY						
12	KEY						
11	GND	AD[18]	AD[17]	AD[16]	GND	C/BE[2]#	GND
10	GND	AD[21]	GND	3.3V	AD[20]	AD[19]	GND
9	GND	C/BE[3]#	IDSEL	AD[23]	GND	AD[22]	GND
8	GND	AD[26]	GND	V(I/O)	AD[25]	AD[24]	GND
7	GND	AD[30]	AD[29]	AD[28]	GND	AD[27]	GND
6	GND	REQ#	GND	3.3V	CLK	AD[31]	GND
5	GND	BRSVP1A5	BRSVP1B5	RST#	GND	GNT#	GND
4	GND	BRSVP1A4	GND	V(I/O)	INTP	INTS	GND
3	GND	INTA#	INTB#	INTC#	5V	INTD#	GND
2	GND	TCK	5V	TMS	TDO	TDI	GND
1	GND	5V	-12V	TRST#	+12V	5V	GND

Pin	Signal Name						
	Row Z	Row A	Row B	Row C	Row D	Row E	Row F
22	GND	GA4	GA3	GA2	GA1	GA0	GND
21	GND	CLK6	GND	RSV	RSV	RSV	GND
20	GND	CLK5	GND	RSV	GND	RSV	GND
19	GND	GND	GND	RSV	RSV	RSV	GND
18	GND	BRSVP2A18	BRSVP2B18	BRSVP2C18	GND	BRSVP2E18	GND
17	GND	BRSVP2A17	GND	PRST#	REQ6#	GNT6#	GND
16	GND	BRSVP2A16	BRSVP2B16	DEG#	GND	BRSVP2B16	GND
15	GND	BRSVP2A15	GND	FAL#	REQ5#	GNT5#	GND
14	GND	AD[35]	AD[34]	AD[33]	GND	AD[32]	GND
13	GND	AD[38]	GND	V(I/O)	AD[37]	AD[36]	GND
12	GND	AD[42]	AD[41]	AD[40]	GND	AD[39]	GND
11	GND	AD[45]	GND	V(I/O)	AD[44]	AD[43]	GND
10	GND	AD[49]	AD[48]	AD[47]	GND	AD[46]	GND
9	GND	AD[52]	GND	V(I/O)	AD[51]	AD[50]	GND
8	GND	AD[56]	AD[55]	AD[54]	GND	AD[53]	GND
7	GND	AD[59]	GND	V(I/O)	AD[58]	AD[57]	GND
6	GND	AD[63]	AD[62]	AD[61]	GND	AD[60]	GND
5	GND	C/BE[5]#	GND	V(I/O)	C/BE[4]#	PAR64	GND
4	GND	V(I/O)	BRSVP2B4	C/BE[7]#	GND	C/BE[6]#	GND
3	GND	CLK4	GND	GNT3#	REQ4#	GNT4#	GND
2	GND	CLK2	CLK3	SYSEN#	GNT2#	REQ3#	GND
1	GND	CLK1	GND	REQ1#	GNT1#	REQ2#	GND

Compact PCI (cPCI)

An extension of PCI dedicated to chassis operation: **HOT SWAP!!**


Based on same Eurocard mechanics as VME



P1 only → 32 bit bus P1&P2 → 64 bit bus 33&66 MHz clock speeds Over 500MBytes/s possible **FINESSE**



Custom Systems: e.g. COPPER



With on-board **CPU** "crate on a board"

Needed as data rates increase: very powerful – common platform



Bizarre/Others

Because many groups have (or think they have) unique environments, they insist on designing to their own standards. Some examples:

- TKO
- Rabbit
- FUTUREBUS
- VXI/PXI


Spurred by the demand for low-cost, high reliability flexible control in the IC, automotive and aircraft industries, there are a number of serial interface standards:

- CANbus and competitors
- I²C
- JTAG
- ARCnet




Standard Interface (I): Serial Ports

A compact, easy to implement style has kept RS-232 around despite its obvious short-comings.




Protocol:

Number start/stop bits, Parity









DB9,	DTE	F	RJ45	DB9,	DCE	*****	D	B25	F	RJ45		B9
Pin	Signal	Pin	Signal	Pin	Signal	*****	Pin	Signal	Pin	Signal	Pin	Signal
7	RTS	1	DCD	1	DCD	*****	4	RTS	1	DCD	7	RTS
8	CTS	2	RTS	7	RTS	*****	N/A	N/A	2	N/A	N/A	N/A
Shell	GND	3	GND	Shell	GND	*****	Shell	GND	3	GND	Shell	GND
3	RxD	4	TxD	3	TxD	*****	3	RxD	4	TxD	2	RxD
2	TxD	5	RxD	4	RxD	*****	2	TxD	5	RxD	3	TxD
5	GND	6	GND	5	GND	*****	7	GND	6	GND	5	GND
4	DTR	7	CTS	8	CTS	*****	N/A	N/A	7	N/A	N/A	N/A
6	DSR	8	DTR	4	DTR	*****	N/A	N/A	8	N/A	N/A	N/A
R.	J45 to D	TE,	DB9	1	N/A	*****		RJ45 to	DB	25	1	N/A
ľ	Ñ/A	1	RJ45 to	DCE,	DB9	*****	1	N/A		RJ45	to DB	9
	@ 8 wire 8 pin RJ45		*****		@ 4	wire	8 pin F	kJ45				

RJ-45 - 8 and 4 wire Pin Out






Pin	Signal Name	Description	Cable	Pin	Signal Name	Description
2	RXD	Receive Data	Cross	3	TXD	Transmit Data
3	TXD	Transmit Data	Cross	2	RXD	Receive Data
4	RTS	Request To Send	Cross	5	CTS	Clear To Send
5	CTS	Clear To Send	Cross	4	RTS	Request To Send
6	DSR	Data Set Ready	Cross	20	DTR	Data Terminal Ready
7	GND	Ground	Cross	7	GND	Ground
8	CD	Carrier Detect	Cross	20	DTR	Data Terminal Ready
20	DTR	Data Terminal Ready	Cross	6	DSR	Data Set Ready
20	DTR	Data Terminal Ready	Cross	8	CD	Carrier Detect

Standard Interface (II): Parallel Port

The "Printer Port" for many a generation of PCs, this is also likely in its dying days








Colour	Bottom Row	Top Row	Colour	Signal	Target	Target Signal
		1	Blue	nStrobe	10	nAck
Green	14			nAutoFd	11	Busy
		2	Yellow	Data0	2	Bidirectional
Orange	15			*nFault	17	*nSelectIn
		3	Red	Data1	3	Bidirectional
Brown	16			*nInit	12	*Perror
		4	Black	Data2	4	Bidirectional
White	17			*nSelectIn	15	*nFault
		5	Gray	Data3	5	Bidirectional
Purple	18			Gnd	18	
		6	Blue	Data4	6	Bidirectional
Green	19			Gnd	19	
		7	Yellow	Data5	7	Bidirectional
Orange	20			Gnd	20	
		8	Red	Data6	8	Bidirectional
Brown	21			Gnd	21	
		9	Black	Data7	9	Bidirectional
White	22			Gnd	22	
		10	Gray	nAck	1	nStrobe
Purple	23			Gnd	23	
		11	Blue	Busy	14	nAutoFd
Green	24			Gnd	24	
		12	Yellow	*Perror	16	*nInit
Orange	25			Gnd	25	
		13	Red	*Select	13,17	
Brown	-	-		Unused	-	Keep as a spare



Standard Interface (III): USB

The Universal Serial Bus (USB) is currently taking over the world. Chip-sets supporting the simplest interface standard have largely done away with PS-2 and serial interfaces for keyboard/mouse.




USB1.1 – 12Mb/s USB2 – 480Mb/s





1	USB Cable Assembly Pin Out							
Pin	Signal Name	Description						
1	VBUS	Red						
2	D-	White						
3	D+	Green						
4	GND	Black						
Shell	Shield	Drain						





CRC

32 bits

Data

46 - 1500 bytes

Networking

SFD

1 byte

Preamble.

7 bytes

The need for high-speed interconnection...

Ethernet Packet

Source Address


48 bits

lő b iis

Destination Address


48 bits

- 10bT (coax, twisted-pair)
- 100bT
- GbE (CAT-5, fiber)
- 10GbE
- FDDI
- HIPPI
- SONET (OC-48/192/768)



Common SONET/SDH Rates

Hierarchy	Speed	SONET [US]	SDH [Europe]	ОСх
	51.84Mbps	STS-1	STM-0	OC-1
Level Zero	155.52Mbps	STS-3	STM-1	OC-3
Level One	622.08Mbps	STS-12	STM-4	OC-12
Level Two	2488.32Mbps	STS-48	STM-16	OC-48
Level Three	9953.28Mbps	STS-192	STM-64	OC-192



SONET Structure



Bus Comparison (links)

Bus	Data Rate	Туре	Description	Topology	Voltage	Coax	Twisted Pair	
<u>RS-232</u>	19.2 Kbps	Unbalanced	20 meters, Single Ended	Point-to-Point	~ 5V	15 0	or 25 pin cable	
<u>RS-422</u>	100 Kbps	Balanced	1200 meters, Differential, 100Ω	Multi-Receivers	+/-7V		See RS449 / 530	
<u>RS-423</u>	100 Kbps	Hybrid	200 meters, Unbal Tx Bal Rx	Multi-Receivers	+3.6V		See RS449 / 530	
<u>RS-485</u>	100 Kbps	Balanced	1200 meters, Differential	Multi-Point	+5V		STP or UTP	
				,				
MIL-STD-1553	1.0 Mbps	Balanced	Redundant, half-duplex	Multi-Point	0 to 20V	75	Ohm Twinax	
CAN bus	1 Mbps	Balanced	High Noise Environment	Multi-Point	+16V max		STP or UTP	
AccessBus	100 Kbps	Unbalanced	Similar to I2C, 10 meter	Multi-Point	~ 5V	4 wire	4 wire,Data/Clk/V/GND	
I2C Bus	3.4 Mbps	Unbalanced	2 Wire, 1 Data, 1 Clk-Access Bus	Multi-Point	~ TTL		PWB	
SMBus	100 KHz	Unbalanced	2 Wire, based on I2C/Access Bus	Multi-Point	TTL		Undefined	
<u>10Base2</u>	10 Mbps	Unbalanced	183 meters, IEEE-802 Thin Net	Multi-Point	ECL	50Ω		
<u>10Base5</u>	10 Mbps	Unbalanced	500 meters, IEEE-802 ThickNet	Multi-Point	ECL	50Ω		
10Base-T	10 Mbps	Balanced	100 meters, Category 3 cable	Multi-Point	ECL		STP or UTP	
10Base-F	10 Mbps	Fiber	2000 meters	Point-to-Point			Fiber	
100Base-T	100 Mbps	Balanced	100 meters, Category 5 cable	Multi-Point	+/- 1.0v		STP or UTP	
100Base-F	100 Mbps	Fiber	2000 meters	Point-to-Point		Fiber		
Gigabit Ethernet	1000 Mbps	Fiber or 1000Base-T	Uses Fibre Channel or EIA568 CAT5	Point-to-Point	+/- 1.0v	Fiber or EIA568 STP		
ATM	155 Mbps	N/A	Not the Physical Layer	Point-to-Point	N/A	Fiber or STP		
SONET	9953.28Mbps	Fiber	STS-3 is 155.52Mbps	Point-to-Point	Optical	Fiber		
Fibre Channel	1 Gbps	Differential	SCSI like, Fiber, Coax, or TP	Point-to-Point	ECL	Yes	Yes	
<u>FDDI</u>	100 Mbps	Fiber	CDDI uses copper	Token Ring	ECL/PECL	Fiber or Copper		
HIPPI	100 Mbps	Fiber	Fiber or Copper	Point-to-Point	Diff ECL	Fiber or Copper		
HSSI	52 Mbps	Balanced	SCSI II like	Point-to-Point	Diff ECL		STP	



Bus Comparison (2)

Bus	Data Rate	Туре	Description	Topology	Voltage	Coax	Twisted Pair
				,			
<u>InfiniBand</u>	2.5 Gbps	Balanced	Differential LVDS Pairs	Point-to-Point	LVDS	Copper or Fiber	
HyperTransport	800Mbps/bit pair	Balanced	2/4/8/16/32 bits	Daisy-Chained	LVDS	PWB	
FireWire, 1394a	400 Mbps	Differential	USB like, Back Plane or cable	Point-to-Point	0.6~0.8V	2 pairs of STP & 2 Power	
FireWire, 1394b	800 Mbps	Differential	"" 1394b	Point-to-Point	0.6~0.8V	2 pairs of STP & 2 Power	
USB	12 Mbps	Differential	USB 1.1	Star Topology	0.3~3.6V		STP
USB	480 Mbps	Differential	USB 2.0	Star Topology	0.3~3.6V		STP
				,			

PC104	8MHz	8/16 Bit	ISA-AT Stacked PC Cards	Back Plane	TTL	Embedded Computers	
PC104-Plus	8MHz and 33MHz	8/16/32 Bit	PCI - PC104 Combo	Back Plane	TTL	Embedded Computers	
Compact-PCI	266/512Mbps	32/64 Bit	33MHz/66MHz, VME format	Back Plane	CMOS	110 pin 2mm connector	
PXI	33MHz	32/64 Bit	cPCI for Instrumentation 3U/6U	Back Plane	TTL	Industrial Computers	
AdvancedTCA	TBD	TBD	8U card size	Back Plane	TBD	TBD	
VME	40 Mbps	8/16/32 Bit	Euro card format 3U/6U x160mm	Back Plane	TTL	96 pin P1/P2	
VME64	80 Mbps	8/16/32/64 Bit	3U/6U x160mm, 6U/9U x320mm,	Back Plane	TTL	190 pin P1/P2, 92 pin P0	
VME64x	160 Mbps	8/16/32/64 Bit	2eVME; 3U/6U/9U x160mm (x320mm)	Back Plane	TTL/ETL	190 pin P1/P2, 92 pin P0	
VME320	320 Mbps	8/16/32/64 Bit	2eSST; 3U/6U/9U	Back Plane	ABTL	Copy Right-ed	
<u>VXI</u>	80 Mbps	64 Bit	VME for Instrumentation 3U/6U/9U	Back Plane	TTL	96 pin P1/P2	
Mezzanine	33/64MHz	8/16/32 Bit	PMC and PC MIP cards	Daughter card	PCI	Daughter Bus	





- Signal
 - General purpose: BNC, NIM/Lemo, DB-9/25,
 RJ-45, USB (type-A & B), GPIB
 - RF: F-conn, SMA, SMB, N-type, MCX
- Power
 - -DC: Molex, Amphernol, Bendix, banana plug
 - -AC: 120V/240V (single/triple phase)
- High Voltage (red cable)
 - MHV, SHV