SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

- CMOS/EEPROM/EPROM Technologies on a Single Device
 - Mask-ROM Devices for High-Volume Production
 - One-Time-Programmable (OTP) EPROM Devices for Low-Volume Production
 - Reprogrammable EPROM Devices for Prototyping Purposes
- Internal System Memory Configurations
 - On-Chip Program Memory Versions
 - ROM: 4K to 48K Bytes
 - EPROM: 16K to 48K Bytes
 - ROM-less
 - Data EEPROM: 256 or 512 Bytes
 - Static RAM: 256 to 3.5K Bytes
 - External Memory/Peripheral Wait States
 - Precoded External Chip-Select Outputs in Microcomputer Mode
- Flexible Operating Features
 - Low-Power Modes: STANDBY and HALT
 - Commercial, Industrial, and Automotive Temperature Ranges
 - Clock Options
 - Divide-by-4 (0.5 MHz 5 MHz SYSCLK)
 - Divide-by-1 (2 MHz 5 MHz SYSCLK) Phase-Locked Loop (PLL)
 - Supply Voltage (V_{CC}): 5 V \pm 10%
- Eight-Channel 8-Bit Analog-to-Digital Converter 1 (ADC1)
- Two 16-Bit General-Purpose Timers
- On-Chip 24-Bit Watchdog Timer
- Two Communication Modules
 - Serial Communications Interface 1 (SCI1)
 - Serial Peripheral Interface (SPI)
- Flexible Interrupt Handling
- TMS370 Series Compatibility
- CMOS/Package /TTL-Compatible I/O Pins
 - 64-Pin Plastic and Ceramic Shrink
 Dual-In-Line Packages/44 Bidirectional,
 9 Input Pins
 - 68-Pin Plastic and Ceramic Leaded Chip Carrier Packages/46 Bidirectional, 9 Input Pins
 - All Peripheral Function Pins Are Software Configurable for Digital I/O



	(TOF	VIEW)
B5	1	64] в4
B6	2		Бз
B7	3		B2
C0	4	61	B1
MC	5		во
	6		D0/CSE2/OCF
C2	0 7		V _{SS1}
V _{SS1}	8	57	V _{CC1}
C3	9	56	D1/CSH3
C4	10] D3/SYSCLK
C5	11] D4/R/W
C6	12		D6/CSH1/EDS
C7	13	52] D7/CSE1/WAIT
AN0	14	51] RESET
A0	15	50] INT1
A1	16	49] INT2
A2	17	48] INT3
	18	47] SPISOMI
	19	46] SPISIMO
A5	20	45	SPICLK
	21	44] T1IC/CR
	22] T1PWM
T2AEVT	23	42] AN7
	24	41] T1EVT
F2AIC1/CR	25	40	V _{SS1}
	26	39	AN6
	27		AN5
	28		AN4
	29] AN3
	30] AN2
	31	34	
V _{CC3}	32	33] V _{SS3}

• Workstation/PC-Based Development System

T2/

ХTА

- C Compiler and C Source Debugger
- Real-Time In-Circuit Emulation
- Extensive Breakpoint/Trace Capability
- Software Performance Analysis
- Multi-Window User Interface
- Microcontroller Programmer



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright $\ensuremath{\textcircled{}}$ 1997, Texas Instruments Incorporated

SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

Pin Descriptions

	PIN				
NAME	ALTERNATE FUNCTION	SDIP (64)	LCC (68)	1/0†	DESCRIPTION [‡]
A0 A1 A2 A3 A4 A5 A6 A7	DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7	15 16 17 18 19 20 21 22	17 18 19 20 21 22 23 24	1/0	Single-chip mode: Port A is a general-purpose bidirectional I/O port. Expansion mode: Port A can be individually programmed as the external bidirectional data bus (DATA0-DATA7).
B0 B1 B2 B3 B4 B5 B6 B7	ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7	60 61 62 63 64 1 2 3	65 66 67 68 1 2 3 4	I/O	Single-chip mode: Port B is a general-purpose bidirectional I/O port. Expansion mode: Port B can be individually programmed as the low-order address output bus (ADDR0–ADDR7).
C0 C1 C2 C3 C4 C5 C6 C7	ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15	4 6 7 9 10 11 12 13	5 7 8 10 11 12 13 14	1/0	Single-chip mode: Port C is a general-purpose bidirectional I/O port. Expansion mode: Port C can be individually programmed as the high-order address output bus (ADDR8–ADDR15).
INT1 INT2 INT3	NMI 	50 49 48	52 51 50	 /0 /0	External (nonmaskable or maskable) interrupt/general-purpose input pin External maskable interrupt input/general-purpose bidirectional pin External maskable interrupt input/general-purpose bidirectional pin
AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7	E0 E1 E2 E3 E4 E5 E6 E7	14 34 35 36 37 38 39 42	36 37 38 39 40 41 42 43	I	ADC1 analog input (AN0–AN7) or positive reference pins (AN1–AN7) Port E can be individually programmed as general-purpose input pins if not used as ADC1 analog input or positive reference input.
V _{CC3} V _{SS3}		32 33	34 35		ADC1 positive-supply voltage and optional positive-reference input pin ADC1 ground reference pin
RESET		51	53	1/0	System reset bidirectional pin. RESET, as an input, initializes the microcontroller; as open-drain output, RESET indicates an internal failure was detected by the watchdog or oscillator fault circuit.
MC		5	6	I	Mode control (MC) pin. MC enables EEPROM write-protection override (WPO) mode, also EPROM $V_{\mbox{PP}}$
XTAL2/CLKIN XTAL1		29 30	31 32	 0	Internal oscillator crystal input/external clock source input Internal oscillator output for crystal
VCC1		31, 57	33, 61		Positive supply voltage
V_{CC2}		—	15,63		Positive supply voltage

I = input, O = output
 Ports A, B, C, and D can be configured only as general-purpose I/O pins. Also, port D3 can be configured as SYSCLK.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

Pin Descriptions (Continued)							
		IN			ı/o†	DESCRIPTION [‡]	
NAME		RNATE CTION	SDIP (64)	LCC (68)	1/01	DESCRIPTION+	
VSS1			8, 58,40	9		Ground reference for digital logic	
V _{SS2}			_	16,62		Ground reference for digital I/O logic	
	FUNC	TION				Single-chip mode: Port D is a general-purpose bidirectional I/O port. Each of the port D pins can be individually configured as a general-purpose I/O pin, primary memory control signal (function A), or secondary memory control	
	А	В				signal (function B). All chip selects are independent and can be used for memory bank switching. Refer to Table 1 for function A memory accesses.	
D0	CSE2	OCF	59	64		I/O pin A: Chip select eighth output 2 goes low during memory accesses I/O pin B: Opcode fetch goes low during the opcode fetch memory cycle.	
D1	CSH3	_	56	60		 I/O pin A: Chip select half output 3 goes low during memory accesses. I/O pin B: Reserved 	
D2	CSH2	_	-	59		 I/O pin A: Chip select half output 2 goes low during memory accesses. I/O pin B: Reserved 	
D3	SYSCLK	SYSCLK	55	58		I/O pin A, B: Internal clock signal is 1/1 (PLL) or 1/4 XTAL2/CLKIN frequency.	
D4	R/W	R/W	54	57	1/0	I/O pin A, B: Read/write output pin	
D5	CSPF	_	_	56		I/O pin A: Chip select peripheral output for peripheral file goes low during memory accesses.I/O pin B: Reserved	
D6	CSH1	EDS	53	55		I/O pin A: Chip select half output 1 goes low during memory accesses. I/O pin B: External data strobe output goes low during memory accesses from external memory and has the same timings as the five chip selects.	
D7	CSE1	WAIT	52	54		I/O pin A: Chip select eighth output goes low during memory accesses.I/O pin B: Wait input pin extends bus signals.	
SCITXD SCIRXD SCICLK		01 02 03	28 27 26	30 29 28	I/O	SCI transmit data output pin/general-purpose bidirectional pin (see Note 1) SCI receive data input pin/general-purpose bidirectional pin SCI bidirectional serial clock pin/general-purpose bidirectional pin	
T1IC/CR T1PWM T1EVT	T1	101 102 103	44 43 41	46 45 44	1/0	Timer1 input capture/counter reset input pin/general-purpose bidirectional pin Timer1 pulse-width-modulation (PWM) output pin/general-purpose bidirectional pin Timer1 external event input pin/general-purpose bidirectional pin	
T2AIC1/CR T2AIC2/PWM T2AEVT	T2A	NO1 NO2 NO3	25 24 23	27 26 25	1/0	Timer2A input capture 1/counter reset input pin/general-purpose bidirectional pin Timer2A input capture 2/PWM output pin/general-purpose bidirectional pin Timer2A external event input pin/general-purpose bidirectional pin	
SPISOMI SPISIMO SPICLK	SPI	101 102 103	47 46 45	49 48 47	I/O	SPI slave output pin, master input pin/general-purpose bidirectional pin SPI slave input pin, master output pin/general-purpose bidirectional pin SPI bidirectional serial clock pin/general-purpose bidirectional pin	

† I = input, O = output
‡ Ports A, B, C, and D can be configured only as general-purpose I/O pins. Port D3 also can be configured as SYSCLK.
NOTE 1: The three-pin configuration SCI is referred to as SCI1.

FUNCTION A	ʻX50, ʻX52, ʻX53, AND ʻX56	ʻX58	ʻX59
CSEx	2000h – 3FFFh (8K bytes)	A000h – BFFFh (8K bytes)	E000h – EFFFh (4K bytes)
CSHx	8000h – FFFFh (32K bytes)	C000h – FFFFh (16K bytes)	F000h – FFFFh (4K bytes)
CSPF	10C0h – 10FFh (64 bytes)	10C0h – 10FFh (64 bytes)	10C0h – 10FFh (64 bytes)

SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

functional block diagram



[†] For the 64-pin devices, there are only six pins for port D.

description

The TMS370Cx5x family of single-chip 8-bit microcontrollers provides cost-effective real-time system control through integration of advanced peripheral function modules and various on-chip memory configurations. The TMS370Cx5x family presently consists of twenty-one devices which are grouped into seven main sub-families: the TMS370Cx50, TMS370Cx52, TMS370Cx53, TMS370Cx56, TMS370Cx58, TMS370Cx59, and SE370C75x.

The TMS370Cx5x family of devices is implemented using high-performance silicon-gate CMOS EPROM and EEPROM technologies. The low-operating power, wide-operating temperature range, and noise immunity of CMOS technology, coupled with the high performance and extensive on-chip peripheral functions, make the TMS370Cx5x devices attractive in system designs for automotive electronics, industrial motor control, computer peripheral control, telecommunications, and consumer application. Table 2 provides a memory configuration overview of the TMS370Cx5x devices.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

description (continued)

DEVICE	MEN	GRAM IORY TES)	OFF-CHIP MEMORY		MEMORY (TES)	OPERATING MODES		PACKAGES 68 PIN PLCC/CLCC, OR 64 PIN PSDIP/CSDIP	
	ROM	EPROM	EXP. (BYTES)	RAM	EEPROM	μ C †	μ Ρ †		
	TMS370C	x50: TMS3	70C050, TMS370	C150, TI	MS370C250,		IS370C3	50	
TMS370C050A	4K	—	112K	256	256		\checkmark	FN – PLCC / NM –PSDIP	
TMS370C150A	—	—	56K	256	—	—	\checkmark	FN – PLCC	
TMS370C250A	-	—	56K	256	256	—	\checkmark	FN – PLCC	
TMS370C350A	4K	—	112K	256	—		\checkmark	FN – PLCC / NM –PSDIP	
TMS370Cx52: TMS370C052, TMS370C352, AND TMS370C452									
TMS370C052A	8K	—	112K	256	256		\checkmark	FN – PLCC / NM –PSDIP	
TMS370C352A	8K	—	112K	256	—		\checkmark	FN – PLCC / NM –PSDIP	
TMS370C452A [‡]	8K	—	112K	256	256		\checkmark	FN – PLCC	
TMS370Cx53: TMS370C353									
TMS370C353A	12K	—	112K	1.5K	—		\checkmark	FN – PLCC	
TMS370Cx	56: TMS370C	056, TMS3	70C156, TMS370	C256, TI	MS370C356,	TMS370	C456, A	ND TMS370C756	
TMS370C056A	16K	—	112K	512	512		\checkmark	FN – PLCC / NM –PSDIP	
TMS370C156A	—	—	56K	512	—	—	\checkmark	FN – PLCC	
TMS370C256A	—	_	56K	512	512	—		FN – PLCC	
TMS370C356A	16K	—	112K	512	—		\checkmark	FN – PLCC / NM –PSDIP	
TMS370C456A [‡]	16K	—	112K	512	512		\checkmark	FN – PLCC	
TMS370C756A	-	16K	112K	512	512		\checkmark	FN – PLCC / NM –PSDIP	
	TN	S370Cx58	: TMS370C058,	TMS3700	358, AND T	MS370C	758		
TMS370C058A	32K	—	64K	1K	256		\checkmark	FN – PLCC / NM –PSDIP	
TMS370C358A	32K	—	64K	1K	—		\checkmark	FN – PLCC / NM –PSDIP	
TMS370C758A, TMS370C758B	-	32K	64K	1K	256			FN – PLCC / NM –PSDIP	
	•	TMS3	70Cx59: TMS37	0C059 AI	ND TMS3700	759			
TMS370C059A§	48K	—	20K	3.5K	256			FN – PLCC	
TMS370C759A§	_	48K	20K	3.5K	256			FN – PLCC	
	E	PROM DE	VICE: SE370C75	6, SE370	C758, and S	E370C7	59		
SE370C756A [¶]	_	16K	112K	512	512		\checkmark	FZ – CLCC / JN –CSDIP	
SE370C758A¶, SE370C758B¶		32K	64K	1K	256		V	FZ – CLCC / JN –CSDIP	
SE370C759A§¶		48K	20K	3.5K	256			FZ – CLCC	

Table 2. Memory Configurations

 † μC – Microcomputer mode μP – Microprocessor mode ‡ TMS370C45x support ROM memory security. Refer to the program ROM section. § Only operate up to 3 MHz SYSCLK

I System evaluators and development tools are for use only in a prototype environment, and their reliability has not been characterized.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

description (continued)

The suffix letter (A or B) appended to the device names shown in the device column of Table 2 indicates the configuration of the device. ROM or an EPROM devices have different configurations as indicated in Table 3. ROM devices with the suffix letter A are configured through a programmable contact during manufacture.

DEVICE [†]	WATCHDOG TIMER	CLOCK	LOW-POWER MODE
EPROM A	Standard	Divide-by-4 (Standard oscillator)	Enabled
EPROM B	Hard	Divide-by-1 (PLL)	Enabled
	Standard		
ROM A	Hard	Divide-by-4 or Divide-by-1 (PLL)	Enabled or disabled
	Simple		
ROM-less A	Standard	Divide-by-4	Enabled

Table 3. Suffix Letter Configuration

[†] Refer to the "device numbering conventions" section for device nomenclature and the "device part numbers" section for ordering.

Unless otherwise noted, the terms TMS370Cx50, TMS370Cx52, TMS370Cx53, TMS370Cx56, TMS370Cx58, TMS370Cx59, and SE370C75x refer to the individual devices listed in Table 2 and described in this data sheet. All TMS370Cx5x devices contain the following on-chip peripheral modules:

- Eight-channel, 8-bit analog-to-digital converter 1 (ADC1)
- Serial communications interface 1 (SCI1)
- Serial peripheral interface (SPI)
- One 24-bit general-purpose watchdog timer
- Two 16-bit general-purpose timers (one with an 8-bit prescaler)

TMS370C756, TMS370C758, and TMS370C759 are one-time programmable (OTP) devices that are available in plastic packages. This microcomputer is effective to use for immediate production updates for other members of the TMS370Cx5x family or for low-volume production runs when the mask charge or cycle time for low-cost mask ROM devices is not practical.

The SE370C756, SE370C758, and SE370C759 have windowed ceramic packages to allow reprogramming of the program EPROM memory during the development/prototyping phase of design. The SE370C75x devices allow quick updates to breadboards and prototype systems while iterating initial designs.

The TMS370Cx5x family provides two low-power modes (STANDBY and HALT) for applications where low-power consumption is critical. Both modes stop all central processing unit (CPU) activity (that is, no instructions are executed). In the STANDBY mode, the internal oscillator and the general-purpose timer remain active. In the HALT mode, all device activity is stopped. The device retains all RAM data and peripheral configuration bits throughout both low-power modes.

The TMS370Cx5x features advanced register-to-register architecture that allows direct arithmetic and logical operations without requiring an accumulator (for example, ADD R24, R47; add the contents of register 24 to the contents of register 47 and store the result in register 47). The TMS370Cx5x family is fully instruction-set-compatible, allowing easy transition between members of the TMS370 8-bit microcontroller family.

The SPI and the two operational modes of the SCI1 give three methods of serial communications. The SCI1 allows standard RS-232-C communications interface between other common data transmission equipment, while the SPI gives high-speed communications between simpler shift-register type devices, such as display drivers, ADC1 converter, phase-locked loop (PLL), I/O expansion, or other microcontrollers in the system.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

description (continued)

For large memory applications, the TMS370Cx5x family provides an external bus with non-multiplexed address and data. Precoded memory chip-select outputs can be enabled, which allows minimum-chip-count system implementations. Wait-state support facilitates performance matching among the CPU, external memory, and the peripherals. All pins associated with memory expansion interface are individually software configurable for general purpose digital input/output (I/O) pins when operating in the microcomputer mode.

The TMS370Cx5x family provides the system designer with very economical, efficient solution to real-time control applications. The TMS370 family extended development system (XDS[™]) and compact development tool (CDT[™]) solve the challenge of efficiently developing the software and hardware required to design the TMS370Cx5x into an ever-increasing number of complex applications. The application source code can be written in assembly and C-language, and the output code can be generated by the linker. The TMS370 family XDS development tools communicate through a standard RS-232-C interface with an existing personal computer. This allows the use of the personal computer editors and software utilities already familiar to the designer. The TMS370 family XDS emphasizes ease-of-use through extensive use of menus and screen windowing so that a system designer with minimal training can begin developing software. Precise real-time in-circuit emulation and extensive symbolic debug and analysis tools ensure efficient software and hardware implementation as well as reduced time-to-market cycle.

The TMS370Cx5x family together with the TMS370 family XDS/22, CDT370, design kit, starter kit, software tools, the SE370C75x reprogrammable devices, comprehensive product documentation, and customer support provide a complete solution to the needs of the system designer.

modes

The TMS370Cx5x has four operating modes, two basic modes with each mode having two memory configurations. The basic operating modes are the microcomputer and microprocessor modes, which are selected by the voltage level applied to the dedicated MC pin two cycles before RESET goes inactive. The two memory configurations then are selected through software programming of the internal system configuration registers. The four operating modes are the microcomputer single chip, microcomputer with external expansion, microprocessor without internal program memory, and microprocessor with internal program memory. These modes are described in the following list.

- Microcomputer single chip mode:
 - Operates as a self-contained microcomputer with all memory and peripherals on-chip.
 - Maximizes the general-purpose I/O capability for real-time control applications.
- Microcomputer with external expansion mode:
 - Supports bus expansion to external memory or peripherals, while all on-chip memory (RAM, ROM, EPROM, and data EEPROM) remains active.
 - Configures digital I/O ports (ports A, B, C, and D) through software, under control of the associated port control, to become external memory as follows:
 - Port A: 8-bit data memory
 - Port B and C: 16-bit address memory
 - Port D: 8-bit control memory (pin not used as function A or B can be configured as I/O)
 - Utilizes the pins available (not used for address, data, or control memory) as general-purpose input/output by programming them individually.
 - Lowers the system cost by not requiring an external address/data latch (address memory and data memory are nonmultiplexed).

XDS and CDT are trademarks of Texas Instruments Incorporated.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

modes (continued)

- Reduces external interface decode logic by using the precoded chip select outputs that provide direct memory/peripheral chip select or chip enable functions.
- Function A maps up to 112K bytes of external memory into the address space by using CSE1, CSE2, CSH1, CSH2, and CSH3 as memory-bank selects under software control.
- Function B maps up to 40K bytes of external memory into the address space by using EDS under software control.
- Microprocessor without internal program memory mode:
 - Ports A, B, C, and D (these ports are not programmable) become the address, data, and control buses for interface to external memory and peripherals.
 - On-chip RAM and data EEPROM remain active, while the on-chip ROM or EPROM is disabled.
 - Program area and the reset, interrupt, and trap vectors are located in off-chip memory locations.
- Microprocessor with internal program memory mode:
 - Configured as the microprocessor without internal program memory mode with respect to the external bus interface.
 - Application program in external memory enables the internal program ROM or EPROM to be active in the system. (Writing a zero to the MEMORY DISABLED control bit (SCCR1.2) of the SCCR1 control register accomplishes this.)

memory/peripheral wait operation

The TMS370Cx5x enhances interface flexibility by providing WAIT-state support, decoupling the cycle time of the CPU from the read/write access of the external memory or peripherals. External devices can extend the read/write accesses indefinitely by placing an active low on the WAIT-input pin. The CPU continues to wait as long as WAIT remains active.

Programmable automatic wait-state generation also is provided by the TMS370Cx5x on-chip bus controller. Following a hardware reset, the TMS370Cx5x is configured to add one wait state to all external bus transactions and memory and peripheral accesses automatically, thus making every external access a minimum of three system-clock cycles. The designer can disable the automatic wait-state generation if the AUTOWAIT DISABLE bit in SCCR1 is set to 1. Also, all accesses to the upper four frames of the peripheral file can be extended independently to four system clock cycles if the PF AUTO WAIT bit in SCCR0 is set to one. Programmable wait states can be used in conjunction with the external WAIT pin. In applications where the external device read/write access can interface with the TMS370Cx5x CPU using one wait state, the automatic wait-state generation can eliminate external WAIT interface logic, lowering system cost.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

CPU

The CPU used on TMS370Cx5x devices is the high-performance 8-bit TMS370 CPU module. The 'x5x implements an efficient register-to-register architecture that eliminates the conventional accumulator bottleneck. The complete 'x5x instruction set is summarized in Table 23. Figure 1 illustrates the CPU registers and memory blocks.



[†]Reserved means the address space is reserved for future expansion.

Figure 1. Programmer's Model



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

CPU (continued)

The 'x5x CPU architecture provides the following components:

- CPU registers:
 - A stack pointer that points to the last entry in the memory stack
 - A status register that monitors the operation of the instructions and contains the global-interrupt-enable bits
 - A program counter (PC) that points to the memory location of the next instruction to be executed
- A memory map that includes :
 - 256-, 512-, 1K-, 1.5K-, or 3.5K-byte general-purpose RAM that can be used for data-memory storage, program instructions, general-purpose register, or the stack (can be located only in the first 256 bytes)
 - A peripheral file that provides access to all internal peripheral modules, system-wide control functions, and EEPROM/EPROM programming control
 - 256- or 512-byte EEPROM module that provides in-circuit programmability and data retention in power-off conditions
 - 4K-, 8K-, 12K-, 16K-, 32K-, or 48K-byte ROM or 16K-, 32K-, or 48K-byte EPROM program memory

stack pointer (SP)

The SP is an 8-bit CPU register. The stack operates as a last-in, first-out, read/write memory. Typically the stack is used to store the return address on subroutine calls as well as the status-register contents during interrupt sequences.

The SP points to the last entry or to the top of the stack. The SP increments automatically before data is pushed onto the stack and decrements after data is popped from the stack. The stack can be located only in the first 256 bytes of the on-chip RAM memory.

status register (ST)

The ST monitors the operation of the instructions and contains the global-interrupt-enable bits. The ST includes four status bits (condition flags) and two interrupt-enable bits:

- The four status bits indicate the outcome of the previous instruction; conditional instructions (for example, the conditional-jump instructions) use these status bits to determine program flow.
- The two interrupt-enable bits control the two interrupt levels.

The ST register, status bit notation, and status bit definitions are shown in Table 4.

7	6	5	4	3	2	1	0
С	N	Z	V	IE2	IE1	Reserved	Reserved
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0		

Table 4. Status Registers

R = read, W = write, 0 = value after reset



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

CPU (continued)

program counter (PC)

The contents of the PC point to the memory location of the next instruction to be executed. The PC consists of two 8-bit registers in the CPU: the program counter high (PCH) and program counter low (PCL). These registers contain the most-significant byte (MSbyte) and least-significant byte (LSbyte) of a 16-bit address.

The contents of the reset vector (7FFEh, 7FFFh) are loaded into the program counter during reset. The PCH (MSbyte of the PC) is loaded with the contents of memory location 7FFEh, and the PCL (LSbyte of the PC) is loaded with the contents of memory location 7FFFh. Figure 2 shows this operation using an example value of 6000h as the contents of memory locations 7FFEh and 7FFFh (reset vector).



Figure 2. Program Counter After Reset

memory map

The TMS370Cx5x architecture is based on the Von Neuman architecture, where the program memory and data memory share a common address space. All peripheral input/output is memory mapped in this same common address space. In the expansion mode, external memory peripherals are also memory-mapped into this common address. As shown in Figure 3, the TMS370Cx5x provides a 16 bit-address range to access internal or external RAM, ROM, data EEPROM, EPROM input/output pins, peripheral functions, and system-interrupt vectors.

The peripheral file contains all input/output port control, on- and off-chip peripheral status and control, EPROM, EEPROM programming, and system-wide control functions. The peripheral file consists of 256 contiguous addresses located from 1000h to 10FFh. The 256 contiguous addresses are divided logically into 16 peripheral file frames of 16 bytes each. Each on-chip peripheral is assigned to a separate frame through which peripheral control and data information is passed. The TMS370Cx5x has its on-chip peripherals and system control assigned to peripheral file frames 1 through 7, addresses 1010h through 107Fh.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

memory map (continued)



[‡]Not available (N/A) = address space unavailable in the mode illustrated.

§ Precoded chip select outputs available on external expansion bus.

Image: Microprocessor mode is designed for ROM-less devices ('x50 and 'x56). ROM and EPROM devices can also be used in this mode but all on-chip memory is ignored.

Figure 3. TMS370Cx5x Memory Map



RAM/register file (RF)

Locations within RAM address space can serve as either register file or general-purpose read/write memory, program memory, or stack instructions. The TMS370Cx50 and TMS370Cx52 devices contain 256 bytes of internal RAM, mapped beginning at location 0000h and continuing through location 00FFh which is shown in Table 5 along with other 'x5x devices.

	'x50 and 'x52	ʻx56	ʻx58	ʻx53	ʻx59
RAM Size	256 Bytes	512 Bytes	1K Bytes	1.5K Bytes	3.5K Bytes
Memory Mapped	0000h – 00FFh	0000h – 01FFh	0000h – 03FFh	0000h – 05FFh	0000h – 0DFFh

Table 5. RAM Memory Map

The first 256 bytes of RAM (0000h – 00FFh) are register files, R0 through R255 (see Figure 1). The first two registers, R0 and R1, are also called register A and B, respectively. Some instructions implicitly use register A or B; for example, the instruction LDSP (load SP) assumes that the value to be loaded into the stack pointer is contained in register B. Registers A and B are the only registers cleared on reset.

peripheral file (PF)

The TMS370Cx5x control registers contain all the registers necessary to operate the system and peripheral modules on the device. The instruction set includes some instructions that access the PF directly. These instructions designate the register by the number of the PF relative to 1000h, preceded by P0 for a hexadecimal designator or by P for a decimal designator. For example, the system control register 0 (SCCR0) is located at address 1010h; its peripheral file hexadecimal designator is P010, and its decimal designator is P16. Table 6 shows the TMS370Cx5x peripheral files.

ADDRESS RANGE	PERIPHERAL FILE DESIGNATOR	DESCRIPTION
1000h-100Fh	P000-P00F	Reserved for factory test
1010h-101Fh	P010-P01F	System and EEPROM/EPROM control registers
1020h-102Fh	P020-P02F	Digital I/O port control registers
1030h-103Fh	P030-P03F	Serial peripheral interface registers
1040h-104Fh	P040-P04F	Timer 1 registers
1050h-105Fh	P050-P05F	Serial communication interface 1 registers
1060h-106Fh	P060-P06F	Timer 2A registers
1070h-107Fh	P070-P07F	Analog-to-digital converter 1 registers
1080h-10BFh	P080-P0BF	Reserved
10C0h-10FFh	P0C0-P0FF	External peripheral control

Table 6. TMS370Cx5x Peripheral File Address map

data EEPROM

The TMS370Cx56 devices contain 512 bytes of data EEPROM, which are memory mapped beginning at location 1E00h and continuing through location 1FFFh as shown in Table 7 along with other 'x5x devices.

	ʻx50, ʻx52, ʻx58, and ʻx59	ʻx56	ʻX53
Data-EEPROM Size	256 Bytes	512 Bytes	None
Memory Mapped	1F00h-1FFFh	1E00h-1FFFh	None

Table 7. Data-EEPROM Memory Map

SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

data **EEPROM** (continued)

Writing to the data EEPROM module is controlled by the data EEPROM control register (DEECTL) and the write-protection register (WPR). Programming algorithm examples are available in the *TMS370 Family User's Guide* (literature number SPNU127) or the *TMS370 Family Data Manual* (literature number SPNS014B). The data EEPROM features include the following:

- Programming:
 - Bit, byte, and block write/erase modes
 - Internal charge pump circuitry. No external EEPROM programming voltage supply is needed.
 - Control register: Data EEPROM programming is controlled by the data EEPROM control register (DEECTL) located in the PF frame beginning at location P01A.
 - In-circuit programming capability: There is no need to remove the device to program it.
- Write-protection: Writes to the data EEPROM are disabled during the following conditions:
 - Reset: All programming of the data EEPROM module is halted.
 - Write protection active: There is one write-protect bit per 32-byte EEPROM block.
 - Low-power mode operation
- Write protection can be overridden by applying 12 V to MC.

Table 8 shows the memory map of the control registers.

ADDRESS	SYMBOL	NAME
P014	EPCTLH	Program EPROM control register – high array
P015-P016		Reserved
P017	INT1	External interrupt 1 control register
P018	INT2	External interrupt 2 control register
P019	INT3	External interrupt 3 control register
P01A	DEECTL	Data EEPROM control register
P01B		Reserved
P01C	EPCTLM	Program EPROM control register – middle array
P01D		Reserved
P01E	EPCTLL	Program EPROM control register – low array

Table 8. Data EEPROM and Program EPROM Control Registers Memory Map

For the 16K-byte EPROM device, program memory is controlled by P01C; for the 32K-byte EPROM device, the program memory is controlled by P01C and P01E; for the 48K-byte EPROM device, the program memory is controlled by P014, P01C, and P01E.

program EPROM

The '370C756 consists of a 16K-byte array of EPROM at address locations 4000h through 7FFFh. The '370C758 consists of 32K bytes made up of two 16K-byte arrays of EPROM; the first 16K-bytes array is located at address locations 2000h through 5FFFh, and the second 16K byte array is located at address locations 6000h through 9FFFh. The '370C759 consists of 48K bytes that is made up of three 16K byte arrays of EPROM; the first 16K bytes array is located at address locations 2000h through 9FFFh, the second 16K bytes array is located at address locations 2000h through 9FFFh, the second 16K byte array is located at address locations 2000h through 9FFFh, the second 16K-byte array is located at address locations 2000h through 9FFFh, the third 16K-byte array is located at address locations A000h through DFFFh (see Figure 3).



program EPROM (continued)

The EPROM memory map in Table 9 expresses the following:

- The programming control register for program EPROM (EPCTLM) for 16K-byte EPROM is located at address 101Ch (P01C).
- For the 32K-byte EPROM, the first 16K-byte array is controlled by EPCTLL, located at 101Eh (P01E); the second 16K-byte array is controlled by EPCTLM, located at 101Ch (P01C).
- For the 48K-byte EPROM, the first 16K-byte array is controlled by EPCTLL, located at 101Eh (P01E); the second 16K-byte array is controlled by EPCTLM, located at 101Ch (P01C); the third 16K-byte array is controlled by EPCTLH, located at 1014h (P014).

	'756	'75	8	'759			
EPROM size	16K Bytes	32K E	sytes	48K Bytes			
Memory Mapped	16K	First 16K	Second 16K	First 16K	Second 16K	Third 16K	
	4000h-7FFFh	2000h-5FFFh	6000h-9FFFh	2000h-5FFFh	6000h-9FFFh	A000h–DFFFh	
Contol Registers	EPCTLM	EPCTLL	EPCTLM	EPCTLL	EPCTLM	EPCTLH	
	P01C	P01E	P01C	P01E	P01C	P014	

Table 9. EPROM Memory Map

Reading the program-EPROM modules is identical to reading other internal memory. During programming, the EPROM is controlled by the EPCTL. The program EPROM modules' features include:

- Programming
 - In-circuit programming capability if VPP is applied to MC
 - Control register: Program EPROM programming is controlled by the program EPROM control registers (EPCTLL, EPCTLM, and EPCTLH) located in the PF frame as shown in Table 8.
 - Programming one EPROM module while executing the other
- Write protection: Writes to the program EPROM are disabled under the following conditions:
 - Reset: All programming to the EPROM module is halted.
 - Low-power modes
 - 13 V not applied to MC

program ROM

The program ROM consists of 4K to 48K bytes of mask-programmable ROM. The program ROM is used for permanent storage of data or instructions. Programming of the mask ROM is performed at the time of device fabrication. ROM security is a feature of the '45x devices, which inhibits reading of the data using the programmer.

Table 10. ROM Memory Map[†]

	ʻx50	ʻx52	ʻx53	ʻx56	ʻx58	ʻx59
ROM Size	4K Bytes	8K Bytes	12K Bytes	16K Bytes	32K Bytes	48K Bytes
Memory Mapped	7000h – 7FFFh	6000h – 7FFFh	5000h – 7FFFh	4000h – 7FFFh	3000h – 9FFFh	2000h – DFFFh

[↑] Memory addresses 7FE0h through 7FEBh are reserved for Texas Instruments (TI[™]), and addresses 7FECh through 7FFFh are reserved for interrupt and reset vectors. Trap vectors, used with TRAP0 through TRAP15 instructions are located between addresses 7FC0h and 7FDFh.

TI is a trademark of Texas Instruments Incorporated.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

system reset

The system-reset operation ensures an orderly start-up sequence for the TMS370Cx5x CPU-based device. There are up to three different actions that can cause a system reset to the device. Two of these actions are internally generated, while one (RESET) is controlled externally. These actions are as follows:

- Watchdog (WD) timer. A watchdog-generated reset occurs if an improper value is written to the WD key register, or if the re-initialization does not occur before the watchdog timer timeout. See the *TMS370 User's Guide* (literature number SPNU127) or the *TMS370 Family Data Manual* (literature number SPNS014B) for more information.
- Oscillator reset. Reset occurs when the oscillator operates outside the recommended operating range. See the *TMS370 User's Guide* (literature number SPNU127) or the *TMS370 Family Data Manual* (literature number SPNS014B) for more information.
- External RESET Pin. A low-level signal can trigger an external reset. To ensure a reset, the external signal should be held low for one SYSCLK cycle. Signals of less than one SYSCLK can generate a reset. See the *TMS370 User's Guide* (literature number SPNU127) or the *TMS370 Family Data Manual* (literature number SPNS014B) for more information.

Once a reset source is activated, the external $\overrightarrow{\text{RESET}}$ pin is driven (active) low for a minimum of eight SYSCLK cycles. This allows the 'x5x device to reset external system components. Additionally, if a cold-start condition (V_{CC} is off for several hundred milliseconds) occurs, oscillator failure occurs, or $\overrightarrow{\text{RESET}}$ pin is held low, then the reset logic holds the device in a reset state for as long as these actions are active.

After a reset, the program can check the oscillator fault flag (OSC FLT FLAG, SCCR0.4), the cold start flag (COLD START, SCCR0.7), and the watchdog reset (WD OVRFL INT FLAG, T1CTL2.5) to determine the source of the reset. A reset does not clear these flags. Table 11 lists the reset sources.

REGISTER	ADDRESS	PF	BIT NO.	CONTROL BIT	SOURCE OF RESET
SCCR0	1010h	P010	7	COLD START	Cold (power-up)
SCCR0	1010h	P010	4	OSC FLT FLAG	Oscillator out of range
T1CTL2	104Ah	P04A	5	WD OVRFL INT FLAG	Watchdog timer timeout

Table 11. Reset Sources

Once a reset is activated, the following sequence of events occurs:

- 1. The CPU registers initialize: ST = 00h, SP = 01h (reset state).
- 2. Registers A and B initialize to 00h (no other RAM is changed).
- 3. The contents of the LSbyte of the reset vector (07FFh) are read and stored in the PCL.
- 4. The contents of the MSbyte of the reset vector (07FEh) are read and stored in the PCH.
- 5. Program execution begins with an opcode fetch from the address pointed to by the PC.

The reset sequence takes 20 SYSCLK cycles from the time the reset pulse is released until the first opcode fetch. During a reset, RAM contents (except for registers A and B) remain unchanged, and the module control register bits are initialized to their reset state. During RESET, the two basic operating modes which are the microcomputer and microprocessor modes can be selected by applying the desired voltage level to the dedicated MC pin two cycles before RESET goes inactive (refer to page 7 for operating modes description).



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

interrupts

The TMS370 family software-programmable interrupt structure permits flexible on-chip and external interrupt configurations to meet real-time interrupt-driven application requirements. The hardware interrupt structure incorporates two priority levels as shown in Figure 4. Interrupt level 1 has a higher priority than interrupt level 2. The two priority levels can be masked independently by the global interrupt mask bits (IE1 and IE2) of the status register.

Each system interrupt is configured independently to either the high- or low-priority chain by the application program during system initialization. Within each interrupt chain, the interrupt priority is fixed by the position of the system interrupt. However, since each system interrupt is configured selectively on either the high- or low-priority interrupt chain, the application program can elevate any system interrupt to the highest priority. Arbitration between the two priority levels is performed within the CPU. Arbitration within each of the priority chains is performed within the peripheral modules to support interrupt expansion for future modules. Pending interrupts are serviced upon completion of current instruction execution, depending on their interrupt mask and priority conditions.

The TMS370Cx5x has nine hardware system interrupts (plus RESET) as shown in Table 12. Each system interrupt has a dedicated vector located in program memory through which control is passed to the interrupt service routines. A system interrupt can have multiple interrupt sources (e.g., SCI RXINT has two interrupt sources). All of the interrupt sources are individually maskable by local interrupt-enable control bits in the associated PF. Each interrupt source FLAG bit is individually readable for software polling or determining which interrupt source generated the associated system interrupt. Interrupt control block diagram is illustrated in Figure 4.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

interrupts (continued)



Figure 4. Interrupt Control

On-chip peripheral functions generate six of the system interrupts. Three external interrupts also are supported. Software configuration of the external interrupts is performed through the INT1, INT2, and INT3 control registers in PF frame 1. Each external interrupt is individually software configurable for input polarity (rising or falling edge) for ease of system interface. External interrupt INT1 is software configurable as either a maskable or non-maskable interrupt. When INT1 is configured as nonmaskable, it cannot be masked by the individual- or global-enable mask bits. The INT1 NMI bit is protected during non-privileged operation and, therefore, should be configured during the initialization sequence following reset. To maximize pin flexibility, external interrupts INT2 and INT3 can be software configured as general purpose input/output pins if the interrupt function is not required (INT1 can be similarly configured as an input pin). Table 12 shows the interrupt vector sources, corresponding addresses, and hardware priorities.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

interrupts (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	VECTOR ADDRESS	PRIORITY
External RESET Watchdog overflow Oscillator fault detect	COLD START WD OVRFL INT FLAG OSC FLT FLAG	RESET‡	7FFEh, 7FFFh	1
External INT1	INT1 FLAG	INT1 [‡]	7FFCh, 7FFDh	2
External INT2	INT2 FLAG	INT2 [‡]	7FFAh, 7FFBh	3
External INT3	INT3 FLAG	INT3 [‡]	7FF8h, 7FF9h	4
SPI RX/TX complete	SPI INT FLAG	SPIINT	7FF6h, 7FF7h	5
Timer 1 overflow Timer 1 compare 1 Timer 1 compare 2 Timer 1 external edge Timer 1 input capture 1 Watchdog overflow	T1 OVRFL INT FLAG T1C1 INT FLAG T1C2 INT FLAG T1EDGE INT FLAG T1IC1 INT FLAG WD OVRFL INT FLAG	T1INT§	7FF4h, 7FF5h	6
SCI RX data register full SCI RX break detect	RXRDY FLAG BRKDT FLAG	RXINT‡	7FF2h,7FF3h	7
SCI TX data register empty	TXRDY FLAG	TXINT	7FF0h, 7FF1h	8
Timer 2A overflow Timer 2A compare 1 Timer 2A compare 2 Timer 2A external edge Timer 2A input capture 1 Timer 2A input capture 2	T2A OVRFL INT FLAG T2AC1 INT FLAG T2AC2 INT FLAG T2AEDGE INT FLAG T2AIC1 INT FLAG T2AIC2 INT FLAG	T2AINT	7FEEh, 7FEFh	9
A/D conversion complete	AD INT FLAG	ADINT	7FECh, 7FEDh	10

Table 12. Hardware System Interrupts

[†]Relative priority within an interrupt level

[‡] Releases microcontroller from STANDBY and HALT low-power modes.

§ Releases microcontroller from STANDBY low-power mode.

privileged operation and EEPROM write-protection override

The TMS370Cx5x family has significant flexibility to enable the designer to software-configure the system and peripherals to meet the requirements of a broad variety of applications. The nonprivileged mode of operation ensures the integrity of the system configuration, once it is defined for an application. Following a hardware reset, the TMS370Cx5x operates in the privileged mode, where all peripheral file registers have unrestricted read/write access, and the application program configures the system during the initialization sequence following reset. As the last step of system initialization, the PRIVILEGE DISABLE bit (SCCR2.0) should be set to 1 to enter the nonprivileged mode; disabling write operations to specific configuration control bits within the peripheral file. Table 13 displays the system configuration bits that are write-protected during the nonprivileged mode and must be configured by software prior to exiting the privileged mode.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

privileged operation and EEPROM write-protection override (continued)

REGIS	STER [†]	CONTROL BIT
NAME	LOCATION	
SCCRO	P010.5 P010.6	PF AUTOWAIT OSC POWER
SCCR1	P011.2 P011.4	MEMORY DISABLE AUTOWAIT DISABLE
SCCR2	P012.0 P012.1 P012.3 P012.4 P012.6 P012.7	PRIVILEGE DISABLE INT1 NMI CPU STEST BUS STEST PWRDWN/IDLE HALT/STANDBY
SPIPRI	P03F.5 P03F.6 P03F.7	SPI ESPEN SPI PRIORITY SPI STEST
SCIPRI	P05F.4 P05F.5 P05F.6 P05F.7	SCI ESPEN SCIRX PRIORITY SCITX PRIORITY SCI STEST
T1PRI	P04F.6 P04F.7	T1 PRIORITY T1 STEST
T2APRI	P06F.6 P06F.7	T2A PRIORITY T2A STEST
ADPRI	P07F.5 P07F.6 P07F.7	AD ESPEN AD PRIORITY AD STEST

Table 13. Privileged Bits

[†] The privileged bits are shown in a bold typeface in Table 15.

The write-protect override (WPO) mode provides an external hardware method for overriding the write-protection registers of data EEPROM on the TMS370Cx5x. The WPO mode is entered by applying a 12-V input to MC after RESET input goes high (logic 1). The high voltage on MC during the WPO mode is not the programming voltage for the data EEPROM or Program EPROM. All EEPROM programming voltages are generated on-chip. The WPO mode provides hardware system-level capability to modify the content of the data EEPROM while the device remains in the application, but only while requiring a 12-V external input on the MC pin (normally not available in the end application except in a service or diagnostic environment).

low-power and IDLE modes

The TMS370Cx5x devices have two low-power modes (STANDBY and HALT) and an IDLE mode. For mask-ROM devices, low-power modes can be disabled permanently through a programmable contact at the time when the mask is manufactured.

The STANDBY and HALT low power modes significantly reduce power consumption by reducing or stopping the activity of the various on-chip peripherals when processing is not required. Each of the low-power modes is entered by executing the IDLE instruction when the PWRDWN/IDLE bit in SCCR2 has been set to 1. The HALT/STANDBY bit in SCCR2 controls which low-power mode is entered.

In the STANDBY mode (HALT/STANDBY = 0), all CPU activity and most peripheral module activity is stopped; however, the oscillator, internal clocks, timer 1, and the receive start-bit detection circuit of the serial communications interface remain active. System processing is suspended until a qualified interrupt (hardware RESET, external interrupt on INT1, INT2, INT3, timer 1 interrupt, or low level on the receive pin of the serial communications interface 1) is detected.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

low-power and IDLE modes (continued)

In the HALT mode (HALT/STANDBY = 1), the TMS370Cx5x is placed in its lowest power consumption mode. The oscillator and internal clocks are stopped, causing all internal activity to be halted. System activity is suspended until a qualified interrupt (hardware RESET, external interrupt on the INT1, INT2, INT3, or low level on the receive pin of the serial communications interface 1) is detected. The low-power mode selection bits are summarized in Table 14.

POWER-DOWN	CONTROL BITS	
PWRDWN/IDLE (SCCR2.6)	HALT/STANDBY (SCCR2.7)	MODE SELECTED
1	0	STANDBY
1	1	HALT
0	Х	IDLE

Table 14. Low-Power/Idle Control Bits

X = don't care

When low-power modes are disabled through a programmable contact in the mask-ROM devices, writing to the SCCR2.6–7 bits is ignored. In addition, if an idle instruction is executed when low-power modes are disabled through a programmable contact, the device always enters the IDLE mode.

To provide a method of always exiting low-power modes for mask-ROM devices, INT1 is enabled automatically as a nonmaskable interrupt (NMI) during low-power modes when the hard watchdog mode is selected. This means that the NMI is generated always, regardless of the interrupt enable flags.

The following information is preserved throughout both the STANDBY and HALT modes: RAM (register file), CPU registers (stack pointer, program counter, and status register), I/O pin direction and output data, and status registers of all on-chip peripheral functions. Since all CPU instruction processing is stopped during the STANDBY and HALT modes, the clocking of the watchdog timer is inhibited.

clock modules

The 'x5x family provides two clock options which are referred to as divide-by-1 (PLL) and divide-by-4 (standard oscillator). Both the divide-by-1 and divide-by-4 options are configurable during the manufacturing process of a TMS370 microcontroller. The 'x5x ROM-masked devices offer both options to meet system engineering requirements. Only one of the two clock options is allowed on each ROM device. The '75xA EPROM has only the standard divide-by-4, while the '75xB EPROM has the divide-by-1.

The divide-by-1 clock module option provides the capability for reduced electromagnetic interference (EMI) with no added cost.

The divide-by-1 provides a 1-to-1 match of the external resonator frequency to the internal system clock (SYSCLK) frequency. The divide-by-4 produces a SYSCLK which is one-fourth the frequency of the external resonator. Inside the divide-by-1 module, the frequency of the external resonator is multiplied by four. The clock module then divides the resulting signal by four to provide the four-phased internal system clock signals. The resulting SYSCLK is equal to the resonator frequency. The frequencies are formulated as follows

Divide-by-4 option : SYSCLK =
$$\frac{\text{external resonator frequency}}{4} = \frac{\text{CLKIN}}{4}$$

Divide-by-1 option : SYSCLK = $\frac{\text{external resonator frequency} \times 4}{4} = \text{CLKIN}$

The main advantage of choosing a divide-by-1 oscillator is the improved EMI performance. The harmonics of low-speed resonators extend through less of the emissions spectrum than the harmonics of faster resonators. The divide-by-1 provides the capability of reducing the resonator speed by four times, and this results in a steeper decay of emissions produced by the oscillator.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

system configuration registers

Table 15 contains system configuration and control functions and registers for controlling EEPROM programming. The privileged bits are shown in a bold typeface and shaded.

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MC PIN WPO	MC PIN DATA	_	μΡ/μC MODE	SCCR0
P011	_	_	_	AUTOWAIT DISABLE	-	MEMORY DISABLE		_	SCCR1
P012	HALT/ STANDBY	PWRDWN/ IDLE	-	BUS STEST	CPU STEST	_	INT1 NMI	PRIVILEGE DISABLE	SCCR2
P013				Res	erved	-]
P014	BUSY	VPPS	—	—	_	—	W0	EXE	EPCTLH
P015 to P016	Reserved								
P017	INT1 FLAG	INT1 PIN DATA	_	_	_	INT1 POLARITY	INT1 PRIORITY	INT1 ENABLE	INT1
P018	INT2 FLAG	INT2 PIN DATA	—	INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	INT2
P019	INT3 FLAG	INT3 PIN DATA	_	INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY	INT3 PRIORITY	INT3 ENABLE	INT3
P01A	BUSY	—	_	_	_	AP	W1W0	EXE	DEECTL
P01B				Res	erved]
P01C	BUSY	VPPS	—	—	-	—	W0	EXE	EPCTLM
P01D	Reserved								
P01E	BUSY	VPPS	_	_		_	W0	EXE	EPCTLL
P01F				Res	erved				J

Table 15. Peripheral File Frame 1: System Configuration Registers



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

digital port control registers

Peripheral file frame 2 contains the digital I/O pin configuration and control registers. Table 16 lists the specific addresses, registers, and control bits within this peripheral file frame.

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG			
P020		Reserved										
P021				Port A Contr	ol Register 2				APORT2			
P022				Port A	A Data				ADATA			
P023				Port A E	Direction				ADIR			
P024				Rese	erved				BPORT1			
P025				Port B Contr	ol Register 2				BPORT2			
P026												
P027				Port B E	Direction				BDIR			
P028				Rese	erved				CPORT1			
P029				Port C Contr	ol Register 2				CPORT2			
P02A				Port C	C Data				CDATA			
P02B				Port C [Direction				CDIR			
P02C	Port D Control Register 1											
P02D	Port D Control Register 2 [†]											
P02E	Port D Data											
P02F				Port D [Direction				DDIR			

Table 16. Peripheral File Frame 2: Digital Port Control Registers

[†] To configure pin D3 as SYSCLK, set port D control register 2 = 08h.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

digital port control registers (continued)

		INPUT	OUTPUT	FUNCTION A	FUNCTION B (µP MODE)			
PORT	PIN	XPORT1 = 0 [†] XPORT2 = 0 XDATA = y XDIR = 0	XPORT1 = 0 [†] XPORT2 = 0 XDATA = q XDIR = 1	XPORT1 = 0 [†] XPORT2 = 1 XDATA = x XDIR = x	XPORT1 = 1 [†] XPORT2 = 1 XDATA = x XDIR = x			
A	0-7	Data In y	Data Out q	Data Bus	Reserved			
В	0-7	Data In y	Data Out q	Low ADDR	Reserved			
С	0-7	Data In y	Data Out q	Hi ADDR	Reserved			
D	0 1 2 3 4 5 6 7	Data In y	Data Out q	CSE2 CSH3 CSH2 SYSCLK R/W CSPF CSH1 CSE1	OCF – SYSCLK R/W – <u>EDS</u> WAIT			
XPORT1 = 1 XPORT2 =0 XDATA = x XDIR = x								



[†] DPORT only

timer 1 module

The programmable timer 1 (T1) module of the TMS370Cx5x provides the designer with the enhanced timer resources required to perform realtime system control. The T1 module contains the general-purpose timer and the watchdog (WD) timer. The two independent 16-bit timers (T1 and WD) allow program selection of input clock sources (real-time, external event, or pulse-accumulate) with multiple 16-bit registers (input capture and compare) for special timer function control. The T1 module includes three external device pins that can be used for multiple counter functions (operation mode dependent) or used as general-purpose I/O pins. T1 module is shown in Figure 5.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 1 module (continued)



Figure 5. Timer 1 Block Diagram

- Three T1 I/O pins:
 - T1IC/CR: T1 input capture / counter reset input pin, or general-purpose bidirectional I/O pin
 - T1PWM: T1 pulse-width-modulation (PWM) output pin, or general-purpose bidirectional I/O pin
 - T1EVT: T1 event input pin, or general-purpose bidirectional I/O pin
- Two operation modes:
 - Dual-compare mode: Provides PWM signal
 - Capture/compare mode: Provides input capture pin
- One 16-bit general-purpose resettable counter
- One 16-bit compare register with associated compare logic
- One 16-bit capture/compare register, which, depending on the mode of operation, operates as either a capture or compare register
- One 16-bit WD counter can be used as an event counter, a pulse accumulator, or an interval timer if watchdog feature is not needed.
- Prescaler/clock sources that determine one of eight clock sources for general-purpose timer
- Selectable edge-detection circuitry that, depending on the mode of operation, senses active transitions on the input capture pins (T1IC/CR)



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 1 module (continued)

- Interrupts that can be generated on the occurrence of:
 - A capture
 - A compare equal
 - A counter overflow
 - An external edge detection
- Sixteen T1 module control registers located in the PF frame, beginning at address P040

Table 18 shows the T1 module control register.

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
	Modes: Dua	I-Compare ar	nd Capture/C	ompare						
P040	Bit 15			T1 Counte	er MSbyte			Bit 8	T1CNTR	
P041	Bit 7 T1 Counter LSbyte Bit 0									
P042	Bit 15			Compare Reg	gister MSbyte			Bit 8	T1C	
P043	Bit 7			Compare Reg				Bit 0		
P044	Bit 15			pture/Compare		-		Bit 8	T1CC	
P045	Bit 7		Ca	pture/Compare	e Register LSby	/te		Bit 0		
P046	Bit 15			Watchdog Co	-			Bit 8	WDCNTR	
P047	Bit 7			Watchdog Co				Bit 0		
P048	Bit 15			Watchdog	Reset Key			Bit 0	WDRST	
P049	WD OVRFL TAP SEL [†]	WD INPUT SELECT2 [†]	WD INPUT SELECT1 [†]	WD INPUT SELECT0 [†]	_	T1 INPUT SELECT2	T1 INPUT SELECT1	T1 INPUT SELECT0	T1CTL1	
P04A	WD OVRFL RST ENA [†]	WD OVRFL INT ENA	WD OVRFL INT FLAG	T1 OVRFL INT ENA	T1 OVRFL INT FLAG	_	_	T1 SW RESET	T1CTL2	
	Mode: Dual-	Compare								
P04B	T1EDGE INT FLAG	T1C2 INT FLAG	T1C1 INT FLAG			T1EDGE INT ENA	T1C2 INT ENA	T1C1 INT ENA	T1CTL3	
P04C	T1 MODE = 0	T1C1 OUT ENA	T1C2 OUT ENA	T1C1 RST ENA	T1CR OUT ENA	T1EDGE POLARITY	T1CR RST ENA	T1EDGE DET ENA	T1CTL4	
		ure/Compare								
P04B	T1EDGE INT FLAG	—	T1C1 INT FLAG	_	_	T1EDGE INT ENA	—	T1C1 INT ENA	T1CTL3	
P04C	T1 MODE = 1	T1C1 OUT ENA	_	T1C1 RST ENA	_	T1EDGE POLARITY	_	T1EDGE DET ENA	T1CTL4	
	Modes: Dua	I-Compare ar	nd Capture/C	ompare						
P04D	_		_		T1EVT DATA IN	T1EVT DATA OUT	T1EVT FUNCTION	T1EVT DATA DIR	T1PC1	
P04E	T1PWM DATA IN	T1PWM DATA OUT	T1PWM FUNCTION	T1PWM DATA DIR	T1IC/CR DATA IN	T1IC/CR DATA OUT	T1IC/CR FUNCTION	T1IC/CR DATA DIR	T1PC2	
P04F	T1 STEST	T1 PRIORITY	_	_		_	_	_	T1PRI	

Table 18. T1 Module Register Memory Map

[†] Once the WD OVRFL RST ENA bit is set, these bits cannot be changed until a reset; this applies only to the standard watchdog and to the simple counter. In the hard watchdog, these bits can be modified at any time; the WD INPUT SELECT2 bits are ignored.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 1 module (continued)

The T1 capture/compare mode block diagram is illustrated in Figure 6. The annotations on the diagram identify the register and the bit(s) in the peripheral frame. For example, the actual address of T1CTL2.0 is 104Ah, bit 0, in the T1CTL2 register.



Figure 6. Capture/Compare Mode



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 1 module (continued)

The T1 dual-compare mode block diagram is illustrated in Figure 7. The annotations on the diagram identify the register and the bit(s) in the peripheral frame. For example, the actual address of T1CTL2.0 is 104Ah, bit 0, in the T1CTL2 register.



Figure 7. Dual-Compare Mode



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 1 module (continued)

The TMS370Cx5x device includes a 24-bit watchdog (WD) timer, contained in the T1 module, which can be software-programmed as an event counter, pulse accumulator, or interval timer if the watchdog function is not desired. The WD function is to monitor software and hardware operation and to implement a system reset when the WD counter is not serviced properly (WD counter overflow or WD counter is reinitialized by an incorrect value). The WD can be configured as one of the three mask options: standard watchdog, hard watchdog, or simple counter.

- Standard watchdog configuration (see Figure 8) for 'C75xA EPROM and mask-ROM devices
 - Watchdog mode
 - Ten different WD overflow rates ranging from 6.55 ms to 3.35 s at 5-MHz SYSCLK
 - A WD reset key (WDRST) register is used to clear the watchdog counter (WDCNTR) when a correct value is written.
 - Generates a system reset if an incorrect value is written to the watchdog reset key or if the counter overflows
 - A watchdog overflow flag (WD OVRFL INT FLAG) bit that indicates whether the WD timer initiated a system reset
 - Non-watchdog mode
 - Watchdog timer can be configured as an event counter, pulse accumulator, or an interval timer







SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 1 module (continued)

- Hard watchdog configuration (see Figure 9) for 'C75xB EPROM and mask-ROM devices
 - Eight different WD overflow rates ranging from 26.2 ms to 3.35 s at 5-MHz SYSCLK.
 - A WD reset key (WDRST) register is used to clear the watchdog counter (WDCNTR) when a correct value is written.
 - Generates a system reset if an incorrect value is written to the watchdog reset key or if the counter overflows
 - Automatic activation of the WD timer upon power-up reset
 - INT1 is enabled as nonmaskable interrupt during low-power modes
 - A watchdog overflow flag (WD OVRFL INT FLAG) bit that indicates whether the WD timer initiated a system reset



Figure 9. Hard Watchdog



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 1 module (continued)

- Simple-counter configuration (see Figure 10) for mask-ROM devices only
 - The simple counter can be configured as an event counter, pulse accumulator, or an interval timer



Figure 10. Simple Counter

timer 2A module

The 16-bit general-purpose timer 2A (T2A) module is composed of a 16-bit resettable counter, 16-bit compare register with associated compare logic, 16-bit capture register, and a 16-bit register that functions as a capture register in one mode and as a compare register in the other mode. The T2A module adds an additional timer that provides an event count, input capture, and compare functions. The T2A module includes three external device pins that can be dedicated as timer functions or used as general-purpose I/O pins. The T2A module is shown in Figure 11.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 2A module (continued)



Figure 11. Timer 2A Block Diagram

The T2A module features include the following:

- Three T2A I/O pins:
 - T2AIC1/CR: T2A input-capture 1/counter-reset input pin, or general-purpose bidirectional I/O pin
 - T2AIC2/PWM: T2A input-capture 2/pulse-width-modulation (PWM) output pin, or general-purpose bidirectional I/O pin
 - T2AEVT: Timer 2A event-input pin, or general-purpose bidirectional I/O pin
- Two operational modes:
 - Dual-compare mode: Provides PWM signal
 - Dual-capture mode: Provides input-capture pin
- One 16-bit general-purpose resettable counter
- One 16-bit compare register with associated compare logic
- One 16-bit capture register with associated capture logic
- One 16-bit capture/compare register, which, depending on the mode of operation, operates as either a capture or compare register
- T2A clock sources can be any of the following:
 - System clock
 - No clock (the counter is stopped)
 - External clock synchronized to the system clock (event counter)
 - System clock while external input is high (pulse accumulation)



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 2A module (continued)

- Selectable edge-detection circuitry that, depending on the mode of operation, senses active transitions on the input capture pins (T2AIC1/CR)
- Interrupts that can be generated on the occurrence of:
 - A compare equal to dedicated compare register
 - A compare equal to capture-compare register
 - A counter overflow
 - An external edge 1 detection
 - An external edge 2 detection
- Fourteen T2A module-control registers: Located in the PF frame beginning at address P060

The T2A module-control registers are illustrated in Table 19.

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
	Modes: Dual-	Compare and	Dual-Capture							
P060	Bit 15			T2A Counter	MSbyte			Bit 8	T2ACNTR	
P061	Bit 7	Bit 7 T2A Counter LSbyte Bit 0								
P062	Bit 15	Bit 15 Compare Register MSbyte Bit 8								
P063	Bit 7			Compare Regist	er LSbyte			Bit 0	T2AC	
P064	Bit 15		Cap	oture/Compare Re	egister MSbyte			Bit 8	T2ACC	
P065	Bit 7		Ca	oture/Compare R	egister LSbyte			Bit 0	12/100	
P066	Bit 15			Capture Register	r 2 MSbyte			Bit 8	T2AIC	
P067	Bit 7			Capture Registe	r 2 LSbyte			Bit 0	12/10	
P06A	_	_	_	T2A OVRFL INT ENA	T2A OVRFL INT FLAG	T2A INPUT SELECT1	T2A INPUT SELECT0	T2A SW RESET	T2ACTL1	
	Mode: Dual-C	ompare								
P06B	T2AEDGE1 INT FLAG	T2AC2 INT FLAG	T2AC1 INT FLAG	—	_	T2AEDGE1 INT ENA	T2AC2 INT ENA	T2AC1 INT ENA	T2ACTL2	
P06C	T2A MODE = 0	T2AC1 OUT ENA	T2AC2 OUT ENA	T2AC1 RST ENA	T2AEDGE1 OUT ENA	T2AEDGE1 POLARITY	T2AEDGE1 RST ENA	T2AEDGE1 DET ENA	T2ACTL3	
	Mode: Dual-C	apture						•		
P06B	T2AEDGE1 INT FLAG	T2AEDGE2 INT FLAG	T2AC1 INT FLAG	_	_	T2AEDGE1 INT ENA	T2AEDGE2 INT ENA	T2AC1 INT ENA	T2ACTL2	
P06C	T2A MODE = 1	_	_	T2AC1 RST ENA	T2AEDGE2 POLARITY	T2AEDGE1 POLARITY	T2AEDGE2 DET ENA	T2AEDGE1 DET ENA	T2ACTL3	
	Modes: Dual-	Compare and	Dual-Capture					-		
P06D	—	—	—	—	T2AEVT DATA IN	T2AEVT DATA OUT	T2AEVT FUNCTION	T2AEVT DATA DIR	T2APC1	
P06E	T2AIC2/PWM DATA IN	T2AIC2/PWM DATA OUT	T2AIC2/PWM FUNCTION	T2AIC2/PWM DATA DIR	T2AIC1/CR DATA IN	T2AIC1/CR DATA OUT	T2AIC1/CR FUNCTION	T2AIC1/CR DATA DIR	T2APC2	
P06F	T2A STEST	T2A PRIORITY	_	_	_	_	_	_	T2APRI	

Table 19. Timer 2A Module Register Memory Map



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 2A module (continued)

The T2A dual-compare mode block diagram is illustrated in Figure 12. The annotations on the diagram identify the register and the bit(s) in the peripheral frame. For example, the actual address of T2ACTL2.0 is 106Bh, bit 0, in the T2ACTL2 register.



Figure 12. Dual-Compare Mode



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

timer 2A module (continued)

The T2A dual-capture mode block diagram is illustrated in Figure 13. The annotations on the diagram identify the register and the bit(s) in the peripheral frame. For example, the actual address of T2ACTL2.0 is 106Bh, bit 0, in the T2ACTL2 register.



Figure 13. Dual-Capture Mode



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

serial peripheral interface (SPI) module

The SPI is a high-speed, synchronous, serial I/O port that allows a serial bit stream of programmed length (1 to 8 bits) to be shifted into, and out of, the device at a programmable bit-transfer rate. The SPI is used normally for communications between the microcontroller and external peripherals or another microcontroller. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and analog-to-digital converters. The master/slave operation of the SPI supports multi-device communications. The SPI module features include the following:

- Three external pins:
 - SPISOMI: SPI slave output/master input pin or general purpose bidirectional I/O pin
 - SPISIMO: SPI slave input/master output pin or general purpose bidirectional I/O pin
 - SPICLK: SPI serial clock pin or general purpose bidirectional I/O pin
- Two operational modes: master and slave
- Baud rate: Eight different programmable rates
 - Maximum baud rate in master mode: 2.5M bps at 5-MHz SYSCLK

SPI BAUD RATE =
$$\frac{\text{SYSCLK}}{2 \times 2^{\text{b}}}$$

Maximum baud rate in slave mode: 625K bps at 5-MHz SYSCLK.

For maximum slave SPI BAUD RATE < SYSCLK/8

where b = bit rate in SPICCR.5-3 (range 0–7)

- Data word format: one to eight data bits
- Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt driven or polled algorithms.
- Seven SPI module control registers located in control register frame beginning at address P030h


SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

serial peripheral interface (SPI) module (continued)

The SPI module control registers are illustrated in Table 20.

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
P030	SPI SW RESET	CLOCK POLARITY	SPI BIT RATE2	SPI BIT RATE1	SPI BIT RATE0	SPI CHAR2	SPI CHAR1	SPI CHAR0	SPICCR	
P031	RECEIVER OVERRUN	SPI INT FLAG	_	—	_	MASTER/ SLAVE	TALK	SPI INT ENA	SPICTL	
P032 to P036				Res	erved					
P037	RCVD7	RCVD6	RCVD5	RCVD4	RCVD3	RCVD2	RCVD1	RCVD0	SPIBUF	
P038	Reserved									
P039	SDAT7	SDAT6	SDAT5	SDAT4	SDAT3	SDAT2	SDAT1	SDAT0	SPIDAT	
P03A to P03C				Res	erved					
P03D	_	_	_	_	SPICLK DATA IN	SPICLK DATA OUT	SPICLK FUNCTION	SPICLK DATA DIR	SPIPC1	
P03E	SPISIMO DATA IN	SPISIMO DATA OUT	SPISIMO FUNCTION	SPISIMO DATA DIR	SPISOMI DATA IN	SPISOMI DATA OUT	SPISOMI FUNCTION	SPISOMI DATA DIR	SPIPC2	
P03F	SPI STEST	spi Priority	SPI ESPEN	_	_	_	_	_	SPIPRI	

Table 20. SPI Module Control Register Memory Map



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

serial peripheral interface (SPI) module (continued)

The SPI block diagram is illustrated in Figure 14.



[†] The diagram is shown in slave mode.



serial communications interface 1 (SCI1) module

The TMS370x5x devices include a serial communications interface (SCI1) module. The SCI1 module supports digital communications between the TMS370 devices and other asynchronous peripherals and uses the standard non-return-zero format (NRZ) format. The SCI1's receiver and transmitter are double buffered, and each has its own separate enable and interrupt bits. Both can be operated independently or simultaneously in the full duplex mode. To ensure data integrity, the SCI1 checks received data for break detection, parity, overrun, and framing errors. The speed of bit rate (baud) is programmable to over 65,000 different speeds through a 16-bit baud-select register.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

serial communications interface 1 (SCI1) module (continued)

Features of the SCI1 module include:

- Three external pins:
 - SCITXD: SCI transmit output pin or general-purpose bidirectional I/O pin
 - SCIRXD: SCI receive input pin or general-purpose bidirectional I/O pin
 - SCICLK: SCI bidirectional serial clock pin, or general-purpose bidirectional I/O pin
- Two communications modes: asynchronous and isosynchronous[†]
- Baud rate: 64K different programmable rates
 - Asynchronous mode: 3 bps to 156K bps at 5-MHz SYSCLK

ASYNCHRONOUS BAUD = $\frac{\text{SYSCLK}}{(\text{BAUD REG} + 1) \times 32}$

Isosynchronous mode: 39 bps to 2.5M bps at 5-MHz SYSCLK

$$ISOSYNCHRONOUS BAUD = \frac{SYSCLK}{(BAUD REG + 1) \times 2}$$

- Data-word format
 - One start bit
 - Data-word length programmable from 1 to 8 bits
 - Optional even/odd/no parity bit
 - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: Idle-line and address bit
- Half or full-duplex operation
- Double-buffered receive and transmit functions
- Interrupt driven or polled algorithms with status flags accomplish transmitter (TX) and receiver (RX) operations.
 - Transmitter: TXRDY flag (transmitter buffer register is ready to receive another character) and TX EMPTY flag (transmitter shift register is empty)
 - Receiver: RXRDY flag (receive buffer register ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR monitoring four interrupt conditions
 - Separate enable bits for transmitter and receiver interrupts
 - NRZ (non return-to-zero) format
- Eleven SCI1 module control registers are located in control register frame beginning at address P050h.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

serial communications interface 1 (SCI1) module (continued)

The SCI1 module control registers are illustrated in Table 21.

							<i>,</i>		_
PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
P050	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS/ IDLE WUP	SCI CHAR2	SCI CHAR1	SCI CHAR0	SCICCR
P051	_		SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA	SCICTL
P052	BAUDF (MSB)	BAUDE	BAUDD	BAUDC	BAUDB	BAUDA	BAUD9	BAUD8	BAUD MSB
P053	BAUD7	BAUD6	BAUD5	BAUD4	BAUD3	BAUD2	BAUD1	BAUD0 (LSB)	BAUD LSB
P054	TXRDY	TX EMPTY			_	_	_	SCI TX INT ENA	TXCTL
P055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	SCI RX INT ENA	RXCTL
P056				Rese	erved				
P057	RXDT7	RXDT6	RXDT5	RXDT4	RXDT3	RXDT2	RXDT1	RXDT0	RXBUF
P058				Rese	erved				
P059	TXDT7	TXDT6	TXDT5	TXDT4	TXDT3	TXDT2	TXDT1	TXDT0	TXBUF
P05A P05B P05C				Rese	erved				
P05D	_	—	—	—	SCICLK DATA IN	SCICLK DATA OUT	SCICLK FUNCTION	SCICLK DATA DIR	SCIPC1
P05E	SCITXD DATA IN	SCITXD DATA OUT	SCITXD FUNCTION	SCITXD DATA DIR	SCIRXD DATA IN	SCIRXD DATA OUT	SCIRXD FUNCTION	SCIRXD DATA DIR	SCIPC2
P05F	SCI STEST	SCITX PRIORITY	SCIRX PRIORITY	SCI ESPEN	_	_	_	_	SCIPRI

Table 21. SCI1 Module Control Register Memory Map

The SCI1 module block diagram is illustrated in Figure 15.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

TXBUF.7-0 TXWAKE Frame Format and Mode SCICTL.3 SCITX PRIORITY SCI TX Interrupt PARITY Transmit Data **EVEN/ODD ENABLE** Buffer Reg. 1 SCIPRI.6 O→ Level 1 INT SCI TX INT ENA TXRDY SCICCR.6 SCICCR.5 TXCTL.7 0 0 ____ Level 2 INT WUT TXCTL.0 8 **TX EMPTY** TXCTL.6 TXENA SCITXD SCIPC2.7-4 TXSHF Reg. BAUD MSB. 7-0 SCITXD SCICTL.1 **Baud Rate** CLOCK MSbyte Reg. SCIPC1.3-0 SYSCLK-SCICLK SCICTL.4 BAUD LSB. 7-0 **Baud Rate** SCIPC2.3-0 LSbyte Reg. SCIRXD **RXSHF** Reg. SCIRXD RXWAKE RXCTL.1 SCIRX PRIORITY SCI RX Interrupt **RXENA** SCIPRI.5 SCI RX INT ENA Level 1 INT RXRDY **RX ERROR** SCICTL.0 RXCTL.6 \cap C 8 - Level 2 INT RXCTL.0 RXCTL.7 RXCTL.4-2 BRKDT **Receive Data** FE OE PE ERR Buffer Reg. RXCTL.5 RXBUF.7-0

serial communications interface 1 (SCI1) module (continued)



analog-to-digital converter 1 (ADC1) module

The analog-to-digital converter 1 (ADC1) module is an 8-bit, successive approximation converter with internal sample-and-hold circuitry. The module has eight multiplexed analog input channels that allow the processor to convert the voltage levels from up to eight different sources. The ADC1 module features include the following:

- Minimum conversion time: 32.8 μs at 5-MHz SYSCLK
- Ten external pins:
 - Eight analog input channels (AN0–AN7), any of which can be software configured as digital inputs (E0–E7) if not needed as analog channels
 - AN1-AN7 can also be configured as positive-input voltage reference.
 - V_{CC3}: A/D module high-voltage reference input
 - V_{SS3}: A/D module low-voltage reference input



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

analog-to-digital converter 1 (ADC1) module (continued)

- The ADDATA register, which contains the digital result of the last ADC1 conversion
- ADC1 operations can be accomplished through either interrupt driven or polled algorithms.
- Six ADC1 module control registers are located in the control-register frame beginning at address 1070h.

The ADC1 module control registers are illustrated in Table 22.

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG		
P070	CONVERT START	SAMPLE START	REF VOLT SELECT2	REF VOLT SELECT1	REF VOLT SELECT0	AD INPUT SELECT2	AD INPUT SELECT1	AD INPUT SELECT0	ADCTL		
P071	_	_	_	—	_	AD READY	AD INT FLAG	AD INT ENA	ADSTAT		
P072	A-to-D Conversion Data Register Al										
P073 to P07C	Reserved										
P07D				Port E Data I	nput Register				ADIN		
P07E	E Port E Input Enable Register AI										
P07F	AD STEST AD PRIORITY AD ESPEN - - - - ADF										

Table 22. ADC1 Module Control Register Memory Map



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

analog-to-digital converter 1 (ADC1) module (continued)

The ADC1 module block diagram is illustrated in Figure 16.







SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

instruction set overview

Table 23 provides an opcode-to-instruction cross-reference of all 73 instructions and 274 opcodes of the '370Cx5x instruction set. The numbers at the top of this table represent the most significant nibble of the opcode while the numbers at the left side of the table represent the least significant nibble. The instruction of these two opcode nibbles contains the mnemonic, operands, and byte/cycle particular to that opcode.

For example, the opcode B5h points to the CLR A instruction. This instruction contains one byte and executes in eight SYSCLK cycles.



Table 23. TMS370 Family Opcode/Instruction Map[†]

MSN

									IVISIN							
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0	JMP #ra 2/7							INCW #ra,Rd 3/11	MOV Ps,A 2/8			CLRC / TST A 1/9	MOV A,B 1/9	MOV A,Rd 2/7	TRAP 15 1/14	LDST n 2/6
1	JN ra 2/5		MOV A,Pd 2/8			MOV B,Pd 2/8		MOV Rs,Pd 3/10		MOV Ps,B 2/7				MOV B,Rd 2/7	TRAP 14 1/14	MOV #ra[SP],A 2/7
2	JZ ra 2/5	MOV Rs,A 2/7	MOV #n,A 2/6	MOV Rs,B 2/7	MOV Rs,Rd 3/9	MOV #n,B 2/6	MOV B,A 1/8	MOV #n,Rd 3/8			MOV Ps,Rd 3/10	DEC A 1/8	DEC B 1/8	DEC Rd 2/6	TRAP 13 1/14	MOV A,*ra[SP] 2/7
3	JC ra 2/5	AND Rs,A 2/7	AND #n,A 2/6	AND Rs,B 2/7	AND Rs,Rd 3/9	AND #n,B 2/6	AND B,A 1/8	AND #n,Rd 3/8	AND A,Pd 2/9	AND B,Pd 2/9	AND #n,Pd 3/10	INC A 1/8	INC B 1/8	INC Rd 2/6	TRAP 12 1/14	CMP *n[SP],A 2/8
4	JP ra 2/5	OR Rs,A 2/7	OR #n,A 2/6	OR Rs,B 2/7	OR Rs,Rd 3/9	OR #n,B 2/6	OR B,A 1/8	OR #n,Rd 3/8	OR A,Pd 2/9	OR B,Pd 2/9	OR #n,Pd 3/10	INV A 1/8	INV B 1/8	INV Rd 2/6	TRAP 11 1/14	extend inst,2 opcodes
5	JPZ ra 2/5	XOR Rs,A 2/7	XOR #n,A 2/6	XOR Rs,B 2/7	XOR Rs,Rd 3/9	XOR #n,B 2/6	XOR B,A 1/8	XOR #n,Rd 3/8	XOR A,Pd 2/9	XOR B,Pd 2/9	XOR #n,Pd 3/10	CLR A 1/8	CLR B 1/8	CLR Rn 2/6	TRAP 10 1/14	
6	JNZ ra 2/5	BTJO Rs,A,ra 3/9	BTJO #n,A,ra 3/8	BTJO Rs,B,ra 3/9	BTJO Rs,Rd,ra 4/11	BTJO #n,B,ra 3/8	BTJO B,A,ra 2/10	BTJO #n,Rd,ra 4/10	BTJO A,Pd,ra 3/11	BTJO B,Pd,ra 3/10	BTJO #n,Pd,ra 4/11	XCHB A 1/10	XCHB A / TST B 1/10	XCHB Rn 2/8	TRAP 9 1/14	IDLE 1/6
7	JNC ra 2/5	BTJZ Rs.,A,ra 3/9	BTJZ #n,A,ra 3/8	BTJZ Rs,B,ra 3/9	BTJZ Rs,Rd,ra 4/11	BTJZ #n,B,ra 3/8	BTJZ B,A,ra 2/10	BTJZ #n,Rd,ra 4/10	BTJZ A,Pd,ra 3/10	BTJZ B,Pd,ra 3/10	BTJZ #n,Pd,ra 4/11	SWAP A 1/11	SWAP B 1/11	SWAP Rn 2/9	TRAP 8 1/14	MOV #n,Pd 3/10
8	JV ra 2/5	ADD Rs,A 2/7	ADD #n,A 2/6	ADD Rs,B 2/7	ADD Rs,Rd 3/9	ADD #n,B 2/6	ADD B,A 1/8	ADD #n,Rd 3/8	MOVW #16,Rd 4/13	MOVW Rs,Rd 3/12	MOVW #16[B],Rpd 4/15	PUSH A 1/9	PUSH B 1/9	PUSH Rd 2/7	TRAP 7 1/14	SETC 1/7
9	JL ra 2/5	ADC Rs,A 2/7	ADC #n,A 2/6	ADC Rs,B 2/7	ADC Rs,Rd 3/9	ADC #n,B 2/6	ADC B,A 1/8	ADC #n,Rd 3/8	JMPL lab 3/9	JMPL *Rp 2/8	JMPL *lab[B] 3/11	POP A 1/9	POP B 1/9	POP Rd 2/7	TRAP 6 1/14	RTS 1/9
А	JLE ra 2/5	SUB Rs,A 2/7	SUB #n,A 2/6	SUB Rs,B 2/7	SUB Rs,Rd 3/9	SUB #n,B 2/6	SUB B,A 1/8	SUB #n,Rd 3/8	MOV & lab,A 3/10	MOV *Rp,A 2/9	MOV *lab[B],A 3/12	DJNZ A,#ra 2/10	DJNZ B,#ra 2/10	DJNZ Rd,#ra 3/8	TRAP 5 1/14	RTI 1/12
В	JHS ra 2/5	SBB Rs,A 2/7	SBB #n,A 2/6	SBB Rs,B 2/7	SBB Rs,Rd 3/9	SBB #n,B 2/6	SBB B,A 1/8	SBB #n,Rd 3/8	MOV A, & lab 3/10	MOV A, *Rp 2/9	MOV A,*lab[B] 3/12	COMPL A 1/8	COMPL B 1/8	COMPL Rd 2/6	TRAP 4 1/14	PUSH ST 1/8

[†] All conditional jumps (opcodes 01–0F), BTJO, BTJZ, and DJNZ instructions use two additional cycles if the branch is taken. The BTJO, BTJZ, and DJNZ instructions have a relative address as the last operand.

L S N

SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

Table 23. TMS370 Family Opcode/Instruction Map[†] (Continued)

								MSN							
0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
JNV ra 2/5	MPY Rs,A 2/46	MPY #n,A 2/45	MPY Rs,B 2/46	MPY Rs,Rd 3/48	MPY #n,B 2/45	MPY B,A 1/47	MPY #n,Rs 3/47	BR lab 3/9	BR *Rp 2/8	BR *lab[B] 3/11	RR A 1/8	RR B 1/8	RR Rd 2/6	TRAP 3 1/14	POP ST 1/8
JGE ra 2/5	CMP Rs,A 2/7	CMP #n,A 2/6	CMP Rs,B 2/7	CMP Rs,Rd 3/9	CMP #n,B 2/6	CMP B,A 1/8	CMP #n,Rd 3/8	CMP & lab,A 3/11	CMP *Rp,A 2/10	CMP *lab[B],A 3/13	RRC A 1/8	RRC B 1/8	RRC Rd 2/6	TRAP 2 1/14	LDSP 1/7
JG ra 2/5	DAC Rs,A 2/9	DAC #n,A 2/8	DAC Rs,B 2/9	DAC Rs,Rd 3/11	DAC #n,B 2/8	DAC B,A 1/10	DAC #n,Rd 3/10	CALL lab 3/13	CALL *Rp 2/12	CALL *lab[B] 3/15	RL A 1/8	RL B 1/8	RL Rd 2/6	TRAP 1 1/14	STSP 1/8
JLO ra 2/5	DSB Rs,A 2/9	DSB #n,A 2/8	DSB Rs,B 2/9	DSB Rs,Rd 3/11	DSB #n,B 2/8	DSB B,A 1/10	DSB #n,Rd 3/10	CALLR lab 3/15	CALLR *Rp 2/14	CALLR *lab[B] 3/17	RLC A 1/8	RLC B 1/8	RLC Rd 2/6	TRAP 0 1/14	NOP 1/7
								S	Second byte o	f two-byte instruc	tions (F4xx):	F4	8	MOVW *n[Rn] 4/15	DIV Rn.A 3/14-63
												F4	9	JMPL *n[Rn] 4/16	
& = D	Indirect addi Direct addre	ssing opera										F4	А	MOV *n[Rn],A 4/17	
#16 = ii lab = 1		6-bit numb										F4	В	MOV A,*n[Rn] 4/16	
Pd = F Pn = F	mmediate 8 Peripheral re Peripheral re Peripheral re	egister cont egister	aining dest	ination type								F4	С	BR *n[Rn] 4/16	
ra = F Rd = F	Relative ado Register cor Register file	dress ntaining des	0									F4	D	CMP *n[Rn],A 4/18	
Rp = F Rpd = D Rps = S	Register pai Destination Source Regi	r register pai ister pair										F4	Е	CALL *n[Rn] 4/20	
Rs = F	Register cor	ntaining sou	irce byte									F4	F	CALLR *n[Rn] 4/22	

[†] All conditional jumps (opcodes 01–0F), BTJO, BTJZ, and DJNZ instructions use two additional cycles if the branch is taken. The BTJO, BTJZ, and DJNZ instructions have a relative address as the last operand.

С

D

Е

F

L S N

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Iemplate Release Date: 7–11–94 TMS370Cx5x 8-BIT MICROCONTROLLER

SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

development system support

The TMS370 family development support tools include an assembler, a C compiler, a linker, an in-circuit emulator (XDS/22), CDT, and an EEPROM/UVEPROM programmer.

- Assembler/linker (Part No. TMDS3740850–02 for PC)
 - Includes extensive macro capability
 - Features high-speed operation
 - Includes format conversion utilities for popular formats
- ANSI C-Compiler (Part No. TMDS3740855–02 for PC, Part No. TMDS3740555–09 for HP700[™], Sun-3[™] or Sun-4[™])
 - Generates assembly code for the TMS370 that can be inspected easily
 - Improves code execution speed and reduces code size with optional optimizer pass
 - Enables direct reference of the TMS370's port registers by using a naming convention
 - Provides flexibility in specifying the storage for data objects
 - Interfaces C functions and assembly functions easily
 - Includes assembler and linker
- CDT370 (compact development tool) real-time in-circuit emulation
 - Base (Part Number EDSCDT370 for PC, requires cable)
 - Cable for 68-pin PLCC (Part No. EDSTRG68PLCC)
 - Cable for 64-pin SDIP (Part No. EDSTRG64SDIL)
 - Provides EEPROM and EPROM programming support
 - Allows inspection and modification of memory locations
 - Allows uploading/downloading of program and data memory
 - Provides capability to execute programs and software routines
 - Includes 1024 samples trace buffer
 - Includes single-step executable instructions
 - Allows use of software breakpoints to halt program execution at selected address
- XDS/22 (extended development support) in-circuit emulator
 - Base (Part Number TMDS3762210 for PC, requires cable)
 - Cable for 68-pin PLCC/64-Pin SDIP (Part No. TMDS3788868)
 - Contains all of the features of the CDT370 described above but does not have the capability to program the data EEPROM and program EPROM
 - Contains sophisticated breakpoint trace and timing hardware that provides up to 2047 qualified trace samples with symbolic disassembly
 - Allows breakpoints to be qualified by address and/or data on any type of memory acquisition. Up to four levels of events can be combined to cause a breakpoint
 - Provides timers for analyzing total and average time in routines

HP700 is a trademark of Hewlett-Packard Company. Sun-3 and Sun-4 are trademarks of Sun Microsystems, Inc.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

development system support (continued)

- Contains an eight-line logic probe for adding visibility of external signals to the breakpoint qualifier and for tracing display
- Microcontroller programmer
 - Base (Part No. TMDS3760500A for PC, requires programmer head)
 - Single unit head for 68-pin PLCC (Part No. TMDS3780510A)
 - Single unit head for 64-pin SDIP (Part No. TMDS3780511A)
 - Personal computer-based, window/function-key oriented user interface for ease of use and rapid learning environment
- Design kit (Part No. TMDS3770110 for PC)
 - Includes TMS370 Application Board and TMS370 Assembler diskette and documentation.
 - Supports quick evaluation of TMS370 functionality
 - Provides capability to upload and download code
 - Provides capability to execute programs and software routines, and to single-step executable instructions
 - Allows software breakpoints to halt program execution at selected addresses
 - Includes wire-wrap prototype area
 - Includes reverse assembler
- Starter Kit (Part No. TMDS37000 For PC)
 - Includes TMS370 Assembler diskette and documentation
 - Includes TMS370 Simulator
 - Includes programming adapter board and programming software
 - Does not include (to be supplied by the user):
 - + 5 V power supply
 - ZIF sockets
 - 9-pin RS232 cable



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

device numbering conventions

Figure 17 illustrates the numbering and symbol nomenclature for the TMS370Cx5x family.

TMS 370 C 7 5 2 A FN T	
Prefix:	 TMS = Standard prefix for fully qualified devices SE = System evaluator (window EPROM) that is used for prototyping purpose.
Family:	370 = TMS370 8-Bit Microcontroller Family
Technology:	C = CMOS
Program Memory Types:	0 = Mask ROM 1 = ROM-less, No Data EEPROM 2 = ROM-less 3 = Mask ROM, No Data EEPROM 4 = ROM memory with security 7 = EPROM
Device Type:	5 = 'x5x device containing the following modules: - Timer 1 - Timer 2A - Serial Peripheral Interface - Serial Communications Interface 1 - Analog-to-Digital Converter 1
Memory Size:	0 = 4K bytes 2 = 8K bytes 3 = 12K bytes 6 = 16K bytes 8 = 32K Bytes 9 = 48K Bytes
Temperature Ranges:	$A = -40^{\circ}C \text{ to } 85^{\circ}C$ $L = 0^{\circ}C \text{ to } 70^{\circ}C$ $T = -40^{\circ}C \text{ to } 105^{\circ}C$
Packages:	FN =Plastic Leaded Chip CarrierFZ =Ceramic Leaded Chip CarrierNM =Plastic Shrink Dual-In-LineJN =Ceramic Shrink Dual-in-Line
ROM and EPROM Option:	 A = For ROM device, the watchdog timer can be configured as one of the three different mask options: A standard watchdog A hard watchdog A simple watchdog A simple watchdog The clock can be either: Divide-by-4 clock Divide-by-1 (PLL) clock The low-power modes can be either: Enabled A = For ROM-less device, a standard watchdog, a divide-by-4 clock, and low-power modes are enabled. A = For EPROM device, a standard watchdog, a divide-by-4 clock, and low-power modes are enabled. B = For EPROM device, a hard watchdog, a divide-by-1 (PLL) clock, and low-power modes are enabled.

Figure 17. TMS370Cx5x Family Nomenclature



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

device part numbers

Table 24 provides a list of all the 'x5x devices available. The device part number nomenclature is designed to assist ordering. Upon ordering, the customer must specify not only the device part number but also the clock and watchdog timer options desired. Remember that each device can have only one of the three possible watchdog timer options and one of the two clock options. The options to be specified pertain solely to orders involving ROM devices.

DEVICE PART NUMBERS FOR 68 PINS	DEVICE PART NUMBERS FOR 64 PINS	DEVICE PART NUMBERS FOR 68 PINS	DEVICE PART NUMBERS FOR 64 PINS
TMS370C050AFNA TMS370C050AFNL TMS370C050AFNT	TMS370C050ANMA TMS370C050ANML TMS370C050ANMT	TMS370C356AFNA TMS370C356AFNL TMS370C356AFNT	TMS370C356ANMA TMS370C356ANML TMS370C356ANMT
TMS370C150AFNT	—	TMS370C456AFNA TMS370C456AFNL TMS370C456AFNT	—
TMS370C250AFNT	—	TMS370C756AFNT	TMS370C756ANMT
TMS370C350AFNA TMS370C350AFNL TMS370C350AFNT	TMS370C350ANMA TMS370C350ANML TMS370C350ANMT	TMS370C058AFNA TMS370C058AFNL TMS370C058AFNT	TMS370C058ANMA TMS370C058ANML TMS370C058ANMT
TMS370C052AFNA TMS370C052AFNL TMS370C052AFNT	TMS370C052ANMA TMS370C052ANML TMS370C052ANMT	TMS370C358AFNA TMS370C358AFNL TMS370C358AFNT	TMS370C358ANMA TMS370C358ANML TMS370C358ANMT
TMS370C352AFNA TMS370C352AFNL TMS370C352AFNT	TMS370C352ANMA TMS370C352ANML TMS370C352ANMT	TMS370C758AFNT	TMS370C758ANMT
TMS370C452AFNA TMS370C452AFNL TMS370C452AFNT	_	TMS370C758BFNT	TMS370C758BNMT
TMS370C353AFNA TMS370C353AFNL TMS370C353AFNT	_	TMS370C059AFNA† TMS370C059AFNL† TMS370C059AFNT†	_
TMS370C056AFNA TMS370C056AFNL TMS370C056AFNT	TMS370C056ANMA TMS370C056ANML TMS370C056ANMT	TMS370C759AFNT†	—
TMS370C156AFNT	_	SE370C756AFZT‡ SE370C758AFZT‡	SE370C756AJNT‡ SE370C758AJNT‡
TMS370C256AFNT	_	SE370C758BFZT [‡] SE370C759AFZT ^{†‡}	SE370C758BJNT [‡]

Table 24. Device Part Numbers

[†]Only operate up to 3 MHz SYSCLK

 \ddagger System evaluators are for use only in prototype environment, and their reliability has not been characterized.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

new code release form

Figure 18 shows a sample of the new code release form. NEW CODE RELEASE FORM TEXAS INSTRUMENTS DATE: TMS370 MICROCONTROLLER PRODUCTS To release a new customer algorithm to TI incorporated into a TMS370 family microcontroller, complete this form and submit with the following information: 1. A ROM description in object form on Floppy Disk, Modem XFR, or EPROM (Verification file will be returned via same media) 2. An attached specification if not using TI standard specification as incorporated in TI's applicable device data book. Contact Mr./Ms.: Company Name: _ Ext.: Street Address: Phone: (_____ Street Address: State Zip City: Customer Purchase Order Number: Customer Print Number *Yes: _____#____(Std. spec to be followed) Customer Part Number: Customer Application: *If Yes: Customer must provide "print" to TI w/NCRF for approval before ROM code processing starts. TMS370 Device: TI Customer ROM Number: (provided by Texas Instruments) CONTACT OPTIONS FOR THE 'A' VERSION TMS370 MICROCONTROLLERS OSCILLATOR FREQUENCY Low Power Modes Watchdog counter Clock Type MIN TYP [] Standard [] Standard (/4) MAX [] Enabled [] External Drive (CLKIN)] Disabled [] Hard Enabled [] PLL (/1) [] Crystal [] Simple Counter Ceramic Resonator NOTE: Non 'A' version ROM devices of the TMS370 microcontrollers will have the [] Supply Voltage MIN: MAX: _____ "Low-power modes Enabled", "Divide-by-4" Clock, and "Standard" Watchdog (std range: 4.5V to 5.5V) options. See the TMS370 Family User's Guide (literature number SPNU127) or the TMS370 Family Data Manual (literature number SPNS014B). TEMPERATURE RANGE PACKAGE TYPE 2KAGE 11FL [] 'N' 28-pin PDIP [] "FN" 28-pin PLCC [] 'L': [] "FN" 44-pin PLCC [] "FN" 68-pin PLCC 0° to 70°C (standard) –40° to 85°C [] 'A': [] "NM" 64-pin PSDIP [] 'T': -40° to $105^\circ C$ [] "N" 40-pin PDIP [] "NJ" 40-pin PSDIP (formerly known as N2) SYMBOLIZATION BUS EXPANSION [] TI standard symbolization [] YES [] NO TI standard w/customer part number [] Customer symbolization (per attached spec, subject to approval) NON-STANDARD SPECIFICATIONS: ALL NON-STANDARDS SPECIFICATIONS MUST BE APPROVED BY THE TI ENGINEERING STAFF: If the customer requires expedited production material (i.e., product which must be started in process prior to prototype approval and full production release) and non-standard spec issues are not resolved to the satisfaction of both the customer and TI in time for a scheduled shipment, the specification parameters in question will be processed/tested to the standard TI spec. Any such devices which are shipped without conformance to a mutually approved spec, will be identified by a 'P' in the symbolization preceding the TI part number. RELEASE AUTHORIZATION: This document, including any referenced attachments, is and will be the controlling document for all orders placed for this TI custom device. Any changes must be in writing and mutually agreed to by both the customer and TI. The prototype cycletime commences when this document is signed off and the verification code is approved by the customer.
 1. Customer:
 Date:
 2. TI: Field Sales:
 Marketing: Prod. Eng.: Proto. Release:

Figure 18. Sample New Code Release Form



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

Table 25 is a listing of all the peripheral file frames using the 'Cx5x (provided for a quick reference).

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
			SYS	TEM CONFIGU	RATION REGIS	STERS			1	
P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MC PIN WPO	MC PIN DATA	_	μΡ/μC MODE	SCCR0	
P011		—	_	AUTOWAIT DISABLE	—	MEMORY DISABLE	—	—	SCCR1	
P012	HALT/ STANDBY	PWRDWN/ IDLE	_	BUS STEST	CPU STEST	—	INT1 NMI	PRIVILEGE DISABLE	SCCR2	
P013				Res	served					
P014	BUSY	VPPS	—	—	—	—	W0	EXE	EPCTLH	
P015 to P016	Reserved									
P017	INT1 FLAG	INT1 PIN DATA	_	_	_	INT1 POLARITY	INT1 PRIORITY	INT1 ENABLE	INT1	
P018	INT2 FLAG	INT2 PIN DATA	_	INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	INT2	
P019	INT3 FLAG	INT3 PIN DATA	_	INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY	INT3 PRIORITY	INT3 ENABLE	INT3	
P01A	BUSY	—	_	—	—	AP	W1W0	EXE	DEECTL	
P01B				Res	served					
P01C	BUSY	VPPS	—	—	—	—	W0	EXE	EPCTLM	
P01D				Res	served				4	
P01E	BUSY	VPPS	—	_	—	_	W0	EXE	EPCTLL	
			DIG	SITAL PORT CO		TERS			4	
P01F					served					
P020 P021					served				APORT1 APORT2	
P021					trol Register 2				APORTZ	
P023					Direction				ADIR	
P024					served				BPORT1	
P025				Port B Cont	trol Register 2				BPORT2	
P026				Port	B Data				BDATA	
P027				Port B	Direction				BDIR	
P028				Res	served				CPORT1	
P029	Port C Control Register 2									
P02A										
P02B					Direction				CDIR	
P02C					trol Register 1				DPORT1	
P02D					rol Register 2†				DPORT2	
P02E					D Data				DDATA	
P02F				Port D	Direction	1			DDIR	

Table 25. Peripheral File Frame Compilation

[†] To configure pin D3 as SYSCLK, set port D control register 2 = 08h.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

		DIT 0			DITA	DITO	DIT (1
PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
		01.001/				i	0.01	0.01	4
P030	SPI SW RESET	CLOCK POLARITY	SPI BIT RATE2	SPI BIT RATE1	SPI BIT RATE0	SPI CHAR2	SPI CHAR1	SPI CHAR0	SPICC
P031	RECEIVER OVERRUN	SPI INT FLAG		_	_	MASTER/ SLAVE	TALK	SPI INT ENA	SPICT
P032 to P036		I		Res	served	1	1	1	
P030	RCVD7	RCVD6	RCVD5	RCVD4	RCVD3	RCVD2	RCVD1	RCVD0	SPIBL
P038			•	Res	served			•	1
P039	SDAT7	SDAT6	SDAT5	SDAT4	SDAT3	SDAT2	SDAT1	SDAT0	SPID/
P03A to P03C				Res	served			•	
P03D		_	_	_	SPICLK DATA IN	SPICLK DATA OUT	SPICLK FUNCTION	SPICLK DATA DIR	SPIPC
P03E	SPISIMO DATA IN	SPISIMO DATA OUT	SPISIMO FUNCTION	SPISIMO DATA DIR	SPISOMI DATA IN	SPISOMI DATA OUT	SPISOMI FUNCTION	SPISOMI DATA DIR	SPIPC
P03F	SPI STEST	SPI PRIORITY	SPI ESPEN	_	_	_	_	-	SPIPR
				TIMER 1 MOD	ULE REGISTE	R			1
	Modes: Dual-	Compare and C	Capture/Compa	are]
P040	Bit 15			T1 Counter	er MSbyte			Bit 8	T1CN
P041	Bit 7			T1 Count	er LSbyte			Bit 0]
P042	Bit 15			Compare Reg	gister MSbyte			Bit 8	T1C
P043	Bit 7			Compare Re	gister LSbyte			Bit 0]
P044	Bit 15		C	apture/Compare	e Register MSby	te		Bit 8	T1CC
P045	Bit 7		С	apture/Compare	e Register LSby	te		Bit 0	
P046	Bit 15			Watchdog Co	unter MSbyte			Bit 8	WDCI
P047	Bit 7			Watchdog Co	ounter LSbyte			Bit 0	
P048	Bit 15	-		Watchdog	Reset Key			Bit 0	WDR
P049	WD OVRFL TAP SEL [†]	WD INPUT SELECT2 [†]	WD INPUT SELECT1 [†]	WD INPUT SELECT0 [†]	_	T1 INPUT SELECT2	T1 INPUT SELECT1	T1 INPUT SELECT0	T1CTI
P04A	WD OVRFL RST ENA [†]	WD OVRFL INT ENA	WD OVRFL INT FLAG	T1 OVRFL INT ENA	T1 OVRFL INT FLAG	—	_	T1 SW RESET	T1CTI
	Mode: Dual-C	ompare							ļ
P04B	T1EDGE INT FLAG	T1C2 INT FLAG	T1C1 INT FLAG	—	_	T1EDGE INT ENA	T1C2 INT ENA	T1C1 INT ENA	T1CTI
P04C	T1 MODE = 0	T1C1 OUT ENA	T1C2 OUT ENA	T1C1 RST ENA	T1CR OUT ENA	T1EDGE POLARITY	T1CR RST ENA	T1EDGE DET ENA	T1CTI
	Mode: Captur						•	•	1
P04B	T1EDGE INT FLAG	_	T1C1 INT FLAG	_	_	T1EDGE INT ENA	_	T1C1 INT ENA	T1CTI

Table 25. Peripheral File Frame Compilation (Continued)

[†] Once the WD OVRFL RST ENA bit is set, these bits cannot be changed until a reset; this applies only to the standard watchdog and to the simple counter. In the hard watchdog, these bits can be modified at any time; the WD INPUT SELECT2 bits are ignored.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG		
FF		e/Compare (Coi	-	DII 4	ытэ	BIT 2	ЫП	ыту	REG		
_	T1	T1C1		T1C1		T1EDGE		T1EDGE			
P04C	MODE = 1	OUT ENA	—	RST ENA	—	POLARITY	_	DET ENA	T1CTL4		
	Modes: Dual-0	Compare and C	apture/Compar	e			-	-			
P04D	_	—	—	_	T1EVT DATA IN	T1EVT DATA OUT	T1EVT FUNCTION	T1EVT DATA DIR	T1PC1		
P04E	T1PWM DATA IN	T1PWM DATA OUT	T1PWM FUNCTION	T1PWM DATA DIR	T1IC/CR DATA IN	T1IC/CR DATA OUT	T1IC/CR FUNCTION	T1IC/CR DATA DIR	T1PC2		
P04F	T1 STEST	T1 PRIORITY	—	_	—	—	_	—	T1PRI		
	SCI1 MODULE CONTROL REGISTER										
P050	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS/ IDLE WUP	SCI CHAR2	SCI CHAR1	SCI CHAR0	SCICCR		
P051	_	_	SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA	SCICTL		
P052	BAUDF (MSB)	BAUDE	BAUDD	BAUDC	BAUDB	BAUDA	BAUD9	BAUD8	BAUD MSB		
P053	BAUD7	BAUD6	BAUD5	BAUD4	BAUD3	BAUD2	BAUD1	BAUD0 (LSB)	BAUD LSB		
P054	TXRDY	TX EMPTY	—	—	—	—	_	SCI TX INT ENA	TXCTL		
P055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	SCI RX INT ENA	RXCTL		
P056	6 Reserved										
P057	RXDT7	RXDT6	RXDT5	RXDT4	RXDT3	RXDT2	RXDT1	RXDT0	RXBUF		
P058				Rese	erved				1		
P059	TXDT7	TXDT6	TXDT5	TXDT4	TXDT3	TXDT2	TXDT1	TXDT0	TXBUF		
P05A P05B P05C				Rese	erved						
P05D	—	—	—	—	SCICLK DATA IN	SCICLK DATA OUT	SCICLK FUNCTION	SCICLK DATA DIR	SCIPC1		
P05E	SCITXD DATA IN	SCITXD DATA OUT	SCITXD FUNCTION	SCITXD DATA DIR	SCIRXD DATA IN	SCIRXD DATA OUT	SCIRXD FUNCTION	SCIRXD DATA DIR	SCIPC2		
P05F	SCI STEST	SCITX PRIORITY	SCIRX PRIORITY	SCI ESPEN	—	_	_	_	SCIPRI		
				T2A MODUL	E REGISTER	•					
	Modes: Dual-0	Compare and D	ual-Capture								
P060	60 Bit 15 T2A Counter MSbyte Bit 8										
P061	Bit 7			T2A Coun	ter LSbyte			Bit 0	T2ACNTR		
P062	Bit 15			Compare Reg	gister MSbyte			Bit 8	T2AC		
P063	Bit 7			Compare Re	gister LSbyte			Bit 0	1270		
P064	Bit 15		C	apture/Compare	e Register MSbyt	e		Bit 8	T2ACC		
P065	Bit 7		С	apture/Compare	e Register LSbyt	e		Bit 0	12100		
P066	Bit 15 Capture Register 2 MSbyte Bit 8 T2/										
P067	Bit 7			Capture Regi	ster 2 LSbyte			Bit 0			

Table 25. Peripheral File Frame Compilation (Continued)



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	1 _{RE}	
FF			al-Capture (Cont		ВПЗ	BITZ	ВПТ	ыго		
P06A		_	_	T2A OVRFL- INT ENA	T2A OVRFL INT FLAG	T2A INPUT SELECT1	T2A INPUT SELECT0	T2A SW RESET	T2/	
	Mode: Dual-Co	mpare				•			1	
P06B	T2AEDGE1 INT FLAG	T2AC2 INT FLAG	T2AC1 INT FLAG	_	_	T2AEDGE1 INT ENA	T2AC2 INT ENA	T2AC1 INT ENA	Т2А	
P06C	T2A MODE = 0	T2AC1 OUT ENA	T2AC2 OUT ENA	T2AC1 RST ENA	T2AEDGE1 OUT ENA	T2AEDGE1 POLARITY	T2AEDGE1 RST ENA	T2AEDGE1 DET ENA	Т2/	
	Mode: Dual-Ca	pture]	
P06B	T2AEDGE1 INT FLAG	T2AEDGE2 INT FLAG	T2AC1 INT FLAG	—	_	T2AEDGE1 INT ENA	T2AEDGE2 INT ENA	T2AC1 INT ENA	T2/	
P06C	T2A MODE = 1	_	—	T2AC1 RST ENA	T2AEDGE2 POLARITY	T2AEDGE1 POLARITY	T2AEDGE2 DET ENA	T2AEDGE1 DET ENA	T2A	
	Modes: Dual-Compare and Dual-Capture									
P06D	_		—	_	T2AEVT DATA IN	T2AEVT DATA OUT	T2AEVT FUNCTION	T2AEVT DATA DIR	T2A	
P06E	T2AIC2/PWM DATA IN	T2AIC2/PWM DATA OUT	T2AIC2/PWM FUNCTION	T2AIC2/PWM DATA DIR	T2AIC1/CR DATA IN	T2AIC1/CR DATA OUT	T2AIC1/CR FUNCTION	T2AIC1/CR DATA DIR	T2A	
P06F	T2A STEST	T2A PRIORITY	—	—	—	—	_	—	T2A	
			ADC1	MODULE CONT	ROL REGISTE	R				
P070	CONVERT START	SAMPLE START	REF VOLT SELECT2	REF VOLT SELECT1	REF VOLT SELECT0	AD INPUT SELECT2	AD INPUT SELECT1	AD INPUT SELECT0	ADO	
P071	—	_	_	_	_	AD READY	AD INT FLAG	AD INT ENA	ADS	
P072			A-t	o-D Conversion [Data Register				ADI	
P073 to P07C	Reserved									
P07D				Port E Data Inpu	t Register				ADI	
P07E			F	Port E Input Enab	le Register				AD	
P07F	AD STEST	AD PRIORITY	AD ESPEN	_	_	_	_	_	ADI	

Table 25. Peripheral File Frame Compilation (Continued)



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) [†]
Supply voltage range, V _{CC1} [‡] , V _{CC2} , V _{CC3} (see Note 2) –0.6 V to 7 V
Input voltage range, All pins except MC –0.6 V to 7 V
MC0.6 V to 14 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC1}) ±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V_{CC1})
Continuous output current per buffer, $I_O (V_O = 0 \text{ to } V_{CC1})$ ±10 mA
Maximum I _{CC} current
Maximum I _{SS} current – 170 mA
Continuous power dissipation 1 W
Operating free-air temperature range, T _{A:} L version
A version
T version – 40°C to 105°C
Storage temperature range, T _{stg} 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 $V_{CC1} = V_{CC}$

§ Electrical characteristics are specified with all output buffers loaded with specified I_O current. Exceeding the specified I_O current in any buffer can affect the levels on other buffers.

NOTE 2: Unless otherwise noted, all voltage values are with respect to V_{SS1}.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Veel	Supply voltage (see Note 2)	Supply voltage (see Note 2)		5	5.5	V
VCC1	RAM data-retention supply voltage (see Note 3)	3		5.5	v
V _{CC2}	Digital I/O supply voltage (see Note 2	2)	4.5	5	V	
V _{CC3}	Analog supply voltage (see Note 2)		4.5	5	5.5	v
V _{SS2}	Digital I/O supply ground		- 0.3	0	0.3	V
V _{SS3}	Analog supply ground		- 0.3	0	0.3	V
M.	Low-level input voltage	All pins except MC	V _{SS1}		0.8	V
VIL	Low-level input voltage	MC, normal operation	V _{SS1}		0.3	V
	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		VCC1	
VIH		MC (non-WPO mode)	V _{CC1} -0.3		V _{CC1} +0.3	V
		XTAL2/CLKIN	0.8 VCC1		VCC1	
		RESET	0.7 V _{CC1}		VCC1	
		EEPROM write protect override (WPO)	11.7	12	13	
Vine	MC (mode control) voltage	EPROM programming voltage (VPP)	13	13.2	13.5	V
VMC	(see Note 4)	Microprocessor	V _{CC1} -0.3		V _{CC1} +0.3	v
		Microcomputer	V _{SS1}		0.3	
		L version	0		70	
ТА	Operating free-air temperature	A version	- 40		85	°C
		T version	- 40		105	

NOTES: 2. Unless otherwise noted, all voltage values are with respect to VSS1.

3. RESET must be externally activated when V_{CC1} or SYSCLK is not within the recommended operating range.

4. The basic microcomputer and microprocessor operating modes are selected by the voltage level applied to the dedicated MC pin two system-clock cycles (t_c) before RESET goes inactive (high). The WPO mode can be selected anytime a sufficient voltage is present on MC.

electrical characteristics over recommended operating free-air temperature range (unless



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Vol	Low-level output voltage	ge (see Note 5)	I _{OL} = 1.4 mA				0.4	V
,			I _{OH} = -50 μA		0.9 V _{CC1}			
√он	High-level output volta	ge	$I_{OH} = -2 \text{ mA}$		2.4			V
			0 V < VI ≤ 0.3 V				10	
			0.3 V < VI < V _{CC1} -0.3 V	V			50	
		МС	V_{CC1} -0.3 V \leq VI \leq VCC	;1+0.3 V			10	μA
I	Input current		$V_{CC1} + 0.3 V < V_{I} \le 13$				650	
			$12 \text{ V} \leq \text{V}_I \leq 13 \text{ V}$	See Note 6			50	mA
		I/O pins	$0 V \le V_I \le V_{CC1}$				± 10	μA
OL	Low-level output curre	nt (see Note 5)	V _{OL} = 0.4 V		1.4			mA
IOH			V _{OH} = 0.9 V _{CC1}		- 50			μA
OH	High-level output curre		V _{OH} = 2.4 V		- 2			mA
	Supply current (operating mode) OSC POWER bit = 0 (see Note 9)	TMS370Cx50A TMS370Cx52A				30	45	
		TMS370Cx53A TMS370Cx56A TMS370Cx58A TMS370Cx58B	SYSCLK = 5 MHz	See Notes 7 and 8		35	56	
		TMS370Cx50A TMS370Cx52A				20	30	mA
		TMS370Cx53A TMS370Cx56A TMS370Cx58A TMS370Cx58B	SYSCLK = 3 MHz	See Notes 7 and 8		25	36	
		TMS370Cx59A [†]	1			46	55	
СС		TMS370Cx50A TMS370Cx52A				5	11	
	Supply current (operating mode) OSC POWER bit = 0 (see Note 9)	TMS370Cx53A TMS370Cx56A TMS370Cx58A TMS370Cx58B	SYSCLK = 0.5 MHz	See Notes 7 and 8		13	18	mA
		TMS370Cx59A [†]				22	28	
			SYSCLK = 5 MHz,	See Notes 7 and 8		12	17	
	Supply current (STANI OSC POWER bit = 0 (,	SYSCLK = 3 MHz,	See Notes 7 and 8		8	11	mA
			SYSCLK = 0.5 MHz,	See Notes 7 and 8		2.5	3.5	
	Supply current (STAN	DBY mode)	SYSCLK = 3 MHz,	See Notes 7 and 8		6	8.6	m/
	OSC POWER bit = 1 (see Note 11)	SYSCLK = 0.5 MHz,	See Notes 7 and 8		2	3	111/-
	Supply current (HALT	mode)	XTAL2/CLKIN < 0.2 V,	See Note 7		2	30	μA

[†]TMS370Cx59 only operate up to 3 MHz SYSCLK

NOTES: 5. In prior versions of the TMS370 family, the IOL current was equal to 2 mA for ports A, B, C, and D and the RESET pin.

6. Input current IPP is a maximum of 50 mA only when the EPROM is being programmed.

7. Single chip mode, ports configured as inputs or outputs with no load. All inputs \leq 0.2 V or \geq V_{CC} – 0.2V.

8. XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5 MHz SYSCLK, this extra current = 0.01 mA x (total load capacitance + crystal capacitance in pF).

 Maximum operating current for TMS370Cx50A and TMS370Cx52A = 7.6 (SYSCLK) + 7 mA. Maximum operating current for TMS370Cx53A, TMS370Cx56A, TMS370Cx58A, and TMS370Cx58B = 10 (SYSCLK) + 5.8 mA.

10. Maximum standby current for TMS370Cx5xA = 3 (SYSCLK) + 2 mA. (OSC POWER bit = 0).

11. Maximum standby current for TMS370Cx5xA and TMS370Cx5xB = 2.24 (SYSCLK) + 1.9 mA. (OSC POWER bit = 1, valid only up to 3 MHz of SYSCLK.)



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.
 - B. The values of C1 and C2 are typically 15 pF and C3 is typically 50 pF. See the manufacturer's recommendations for ceramic resonators.

Figure 19. Recommended Crystal/Clock Connections



NOTE A: All measurements are made with the pin loading as shown unless otherwise noted. All measurements are made with XTAL2/CLKIN driven by an external square wave signal with a 50% duty cycle and rise and fall times less than 10 ns unless otherwise stated.

Figure 20. Typical Output Load Circuit (see Note A)







SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

А	Address	RXD	SCIRXD
AR	Array	S	Slave mode
В	Byte	SC	SYSCLK
CI	XTAL2/CLKIN	SCC	SCICLK
D	Data	SIMO	SPISIMO
Е	EDS	SOMI	SPISOMI
FE	Final	SPC	SPICLK
IE	Initial	TXD	SCITXD
Μ	Master mode	W	Write
PGM	Program	WT	WAIT
R	Read		

Lowercase subscripts and their meanings are:

С	cycle time (period)	r	rise time
d	delay time	su	setup time
f	fall time	v	valid time
h	hold time	W	pulse duration (width)

The following additional letters are defined as follows:

- H High
- L Low
- V Valid
- Z High impedance

All timings are measured between high and low measurement points as indicated in Figure 22 and Figure 23.

0.8 V_{CC} V (High)

2 V (High) _ 0.8 V (Low)

Figure 22. XTAL2/CLKIN Measurement Points

Figure 23. General Measurement Points



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

external clocking requirements for clock divided by 4[†]

NO.		PARAMETER	MIN	MAX	UNIT
1	^t w(Cl)	Pulse duration, XTAL2/CLKIN (see Note 12)	20		ns
2	^t r(Cl)	Rise time, XTAL2/CLKIN		30	ns
3	^t f(CI)	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN [‡]	Crystal operating frequency	2	20	MHz
	SYSCLK§	System clock¶	0.5	5	MHz

[†] For V_{IL} and V_{IH}, refer to recommended operating conditions.

‡'x59A operates up to 12 MHz CLKIN

§ 'x59A operates up to 3 MHz SYSCLK

 \P SYSCLK = CLKIN/4

NOTE 12: This pulse can be either a high pulse which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.



Figure 24. External Clock Timing for Divide-by-4

external clocking requirements for clock divided by 1 (PLL)[†]

NO.		PARAMETER	MIN	MAX	UNIT
1	^t w(Cl)	Pulse duration, XTAL2/CLKIN (see Note 12)	20		ns
2	^t r(Cl)	Rise time, XTAL2/CLKIN		30	ns
3	^t f(CI)	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN [#]	Crystal operating frequency	2	5	MHz
	SYSCLK§	System clock	2	5	MHz

[†] For VIL and VIH, refer to recommended operating conditions.

§ 'x59A operates up to 3 MHz SYSCLK

'x59A operates up to 3 MHz CLKIN (for divide-by-1 clock option)

|| SYSCLK = CLKIN/1

NOTE 12: This pulse can be either a high pulse which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.



Figure 25. External Clock Timing for Divide-by-1



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

general purpose output signal-switching time requirements

	MIN NOM	MAX	UNIT
t _r Rise time	30		ns
t _f Fall time	30		ns



Figure 26. Signal-Switching Timing

recommended EEPROM timing requirements for programming

		MIN	MAX	UNIT
^t w(PGM)B	Pulse duration, programming signal to ensure valid data is stored (byte mode)	10		ms
^t w(PGM)AR	Pulse duration, programming signal to ensure valid data is stored (array mode)	20		ms

recommended EPROM operating conditions for programming

			MIN	NOM	MAX	UNIT
V _{CC1} Supply voltage		4.75	5.5	6	V	
VPP Supply voltage at MC pin		13	13.2	13.5	V	
Ipp Supply current at MC pin during programming (Vpp = 13 V)			30	50	mA	
SYSCLK	Queter dedu	Divide-by-4	0.5		5	MHz
STOCLK	System clock	Divide-by-1	2		5	IVITIZ

recommended EPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
^t w(EPGM)	Pulse duration, programming signal (see Note 13)	0.40	0.50	3	ms

NOTE 13: Programming pulse is active when both EXE (EPCTL.0) and VPPS (EPCTL.6) are set.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

switching characteristics and timing requirements for external read and write (see Figure 27 and Figure 28)[†]

NO.		PARAMETER		MIN	MAX	UNIT
5			Divide-by-4 clock	200	2000	
5	t _C	Cycle time, SYSCLK (system clock)	Divide-by-1 PLL	200	500	ns
6	^t w(SCL)	Pulse duration, SYSCLK low		0.5t _C -25	0.5t _C	ns
7	^t w(SCH)	Pulse duration, SYSCLK high		0.5t _C	0.5t _C +20	ns
8	^t d(SCL-A)	Delay time, SYSCLK low to address R/W and \overline{OCF} valid			0.25t _C +75	ns
9	^t v(A)	Valid time, address to EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low		0.5t _C –90		ns
10	^t su(D)	Setup time, write data time to EDS high		0.75t _C -80‡		ns
11	^t h(EH-A)	Hold time, address, R/W and OCF from EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF high		0.5t _C -60		ns
12	^t h(EH-D)W	Hold time, write data time from EDS high		0.75t _C +15		ns
13	^t d(DZ-EL)	Delay time, data bus high impedance to EDS low (read cycle)		0.25t _C -35		ns
14	^t d(EH-D)	Delay time, EDS high to data bus enable (read cycle)		1.25t _C -40		ns
15	^t d(EL-DV)R	Delay time, EDS low to read data valid			t _C -95‡	ns
16	^t h(EH-D)R	Hold time, read time from EDS high		0		ns
17	^t su(WT-SCH)	Setup time, WAIT time to SYSCLK high		0.25t _C +70§		ns
18	^t h(SCH-WT)	Hold time, WAIT time from SYSCLK high		0		ns
19	^t d(EL-WTV)	Delay time, EDS low to WAIT valid			0.5t _C 60	ns
20	tw	Pulse duration, EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low		t _c -80‡	t _C +40 [‡]	ns
21	^t d(AV-DV)R	Delay time, address valid to read data valid			1.5t _C -115‡	ns
22	^t d(AV-WTV)	Delay time, address valid to WAIT valid			t _C 115	ns
23	^t d(AV-EH)	Delay time, address valid to EDS high (end of write)		1.5t _c -85‡		ns

 t_c = system-clock cycle time = 1/SYSCLK t_f If wait states, PFWait, or the autowait <u>feature</u> is used, add t_c to this value for each wait state invoked.

§ If the autowait feature is enabled, the WAIT input can assume a "don't care" condition until the third cycle of the access. The WAIT signal must be synchronized with the high pulse of the SYSCLK signal while still conforming to the minimum setup time.



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997



Figure 27. Switching Characteristics and Timing Requirements for External-Read



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997



Figure 28. Switching Characteristics and Timing Requirements for External-Write



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

SCI1 isosynchronous[†] mode timing characteristics and requirements for internal clock (see Note 14 and Figure 29)

NO.			MIN	MAX	UNIT
24	t _{c(SCC)}	Cycle time, SCICLK	2t _C	131072t _C	ns
25	^t w(SCCL)	Pulse duration, SCICLK low	t _C - 45	0.5t _{c(SCC)} +45	ns
26	^t w(SCCH)	Pulse duration, SCICLK high	t _C - 45	0.5t _{c(SCC)} +45	ns
27	td(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low	- 50	60	ns
28	tv(SCCH-TXD)	Valid time, SCITXD data valid after SCICLK high	tw(SCCH) - 50		ns
29	t _{su} (RXD-SCCH)	Setup time, SCIRXD to SCICLK high	0.25 t _C + 145		ns
30	t _V (SCCH-RXD)	Valid time, SCIRXD data valid after SCICLK high	0		ns

NOTE 14: t_c = system-clock cycle time = 1/SYSCLK



Figure 29. SCI1 Isosynchronous[†] Mode Timing for Internal Clock



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

SCI1 isosynchronous[†] mode timing characteristics and requirements for external clock (see Note 14 and Figure 30)

NO.			MIN	MAX	UNIT
31	t _c (SCC)	Cycle time, SCICLK	10t _C		ns
32	^t w(SCCL)	Pulse duration, SCICLK low	4.25t _C + 120		ns
33	^t w(SCCH)	Pulse duration, SCICLK high	t _C + 120		ns
34	td(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low		4.25t _C + 145	ns
35	^t v(SCCH-TXD)	Valid time, SCITXD data valid after SCICLK high	^t w(SCCH)		ns
36	t _{su} (RXD-SCCH)	Setup time, SCIRXD to SCICLK high	40		ns
37	tv(SCCH-RXD)	Valid time, SCIRXD data after SCICLK high	2t _C		ns

NOTE 14: t_C = system-clock cycle time = 1/SYSCLK



Figure 30. SCI1 Isosynchronous[†] Timing for External Clock

† Isosynchronous = Isochronous



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

SPI master mode external timing characteristics and requirements (see Note 14 and Figure 31)

NO.			MIN	MAX	UNIT
38	^t c(SPC)M	Cycle time, SPICLK	2t _C	256t _C	ns
39	^t w(SPCL)M	Pulse duration, SPICLK low	t _C - 45	0.5t _{C(SPC)} +45	ns
40	^t w(SPCH)M	Pulse duration, SPICLK high	t _C – 55	0.5t _{C(SPC)} +45	ns
41	td(SPCL-SIMOV)M	Delay time, SPISIMO valid after SPICLK low (polarity = 1)	- 65	50	ns
42	^t v(SPCH-SIMO)M	Valid time, SPISIMO data valid after SPICLK high (polarity =1)	tw(SPCH) - 50		ns
43	t _{su} (SOMI-SPCH)M	Setup time, SPISOMI to SPICLK high (polarity = 1)	0.25 t _C + 150		ns
44	^t v(SPCH-SOMI)M	Valid time, SPISOMI data valid after SPICLK high (polarity = 1)	0		ns

NOTE 14: t_{C} = system-clock cycle time = 1/SYSCLK



NOTE A: The diagram shows polarity = 1. SPICLK is inverted when polarity = 0.

Figure 31. SPI Master External Timing



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

SPI slave mode external timing characteristics and requirements (see Note 14 and Figure 32)

NO.			MIN	MAX	UNIT
45	t _{c(SPC)S}	Cycle time, SPICLK	8t _C		ns
46	^t w(SPCL)S	Pulse duration, SPICLK low	4t _C - 45	0.5t _C (SPC)S+45	ns
47	^t w(SPCH)S	Pulse duration, SPICLK high	4t _C - 45	0.5t _C (SPC)S+45	ns
48	td(SPCL-SOMIV)S	Delay time, SPISOMI valid after SPICLK low (polarity = 1)		3.25t _C + 130	ns
49	tv(SPCH-SOMI)S	Valid time, SPISOMI data valid after SPICLK high (polarity =1)	^t w(SPCH)S		ns
50	t _{su} (SIMO-SPCH)S	Setup time, SPISIMO to SPICLK high (polarity = 1)	0		ns
51	tv(SPCH-SIMO)S	Valid time, SPISIMO data after SPICLK high (polarity = 1)	3t _C + 100		ns

NOTE 14: t_C = system-clock cycle time = 1/SYSCLK



NOTE A: The diagram shows polarity = 1. SPICLK is inverted when polarity = 0.

Figure 32. SPI-Slave External Timing



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

The ADC1 has a separate power bus for its analog circuitry. These pins are referred to as V_{CC3} and V_{SS3} . The purpose is to enhance ADC1 performance by preventing digital switching noise of the logic circuitry that can be present on V_{SS1} and V_{CC1} from coupling into the ADC1 analog stage. All ADC1 specifications are given with respect to V_{SS3} unless otherwise noted.

Resolution	
Monotonic	
Output conversion mode	. 00h to FFh (00 for VI \leq V _{SS3} \leq ; FF for VI \leq V _{ref})
Conversion time (excluding sample time)	

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Vaaa	Analog supply voltage	4.5	5	5.5	V	
VCC3	Analog supply voltage	V _{CC1} -0.3		V _{CC1} +0.3		
V _{SS3}	Analog ground	V _{SS1} -0.3		V _{SS1} +0.3	V	
V _{ref}	Non-V _{CC3} reference [†]	2.5	V _{CC3}	V _{CC3} + 0.1	V	
	Analog input for conversion	V _{SS3}		V _{ref}	V	

 $^{+}V_{ref}$ must be stable, within \pm 1/2 LSB of the required resolution, during the entire conversion time.

operating characteristics over recommended ranges operating conditions

	PARAMETER		MIN	MAX	UNIT
	Absolute accuracy [‡]	$V_{CC3} = 5.5 V$ $V_{ref} = 5.1 V$		±1.5	LSB
	Differential/integral linearity error ^{‡§}	V _{CC3} = 5.5 V V _{ref} = 5.1 V		±0.9	LSB
ICC3	Analog supply current	Converting		2	mA
		Nonconverting		5	μΑ
	Input current, AN0-AN7	$0 \text{ V} \leq \text{V}_{I} \leq 5.5 \text{ V}$		2	μΑ
1	Iref input charge current			1	mA
Z _{ref}	Source impedance of V	SYSCLK ≤ 3 MHz		24	kΩ
	Source impedance of V _{ref}	3 MHz < SYSCLK ≤ 5 MHz		10	kΩ

‡ Absolute resolution = 20 mV. At V_{ref} = 5 V, this is one LSB. As V_{ref} decreases, LSB size decreases; therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.

§ Excluding quantization error of 1/2 LSB



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

The ADC1 module allows complete freedom in design of the sources for the analog inputs. The period of the sample time is user-defined so that the high-impedance can be accommodated without penalty to the low-impedance sources. The sample period begins when the SAMPLE START bit of the ADC1 control register (ADCTL.6) is set to 1. The end of the signal sample period occurs when the conversion bit (CONVERT START, ADCTL.7) is set to 1. After a hold time, the converter will reset the SAMPLE START and CONVERT START bits, signaling that a conversion has started and that the analog signal can be removed.

analog timing requirements

		MIN	MAX	UNIT
t _{su(S)}	Setup time, analog to sample command	0		ns
^t h(AN)	Hold time, analog input from start of conversion	18t _C		ns
tw(S)	Pulse duration, sample time per kilohm of source impedance [†]	1		μs/kΩ

[†] The value given is valid for a signal with a source impedance > 1 kΩ. If the source impedance is < 1 kΩ, use a minimum sampling time of 1μs.



Figure 33. Analog Timing



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

Table 26 is designed to aid the user in referencing a device part number to a mechanical drawing. The table shows a cross-reference of the device part number to the TMS370 generic package name and the associated mechanical drawing by drawing number and name.

PKG TYPE (mil pin spacing)	TMS370 GENERIC NAME	PKG TYPE NO. AND MECHANICAL NAME	DEVICE PART NUMBERS
FN – 68 pin (50-mil pin spacing)	PLASTIC LEADED CHIP CARRIER (PLCC)	FN(S-PQCC-J**) PLASTIC J-LEADED CHIP CARRIER	TMS370C050AFNA TMS370C050AFNL TMS370C050AFNT TMS370C150AFNT TMS370C250AFNT TMS370C350AFNA TMS370C052AFNA TMS370C352AFNA TMS370C352AFNA TMS370C452AFNA TMS370C452AFNA TMS370C452AFNA TMS370C452AFNA TMS370C353AFNA TMS370C353AFNA TMS370C353AFNA TMS370C356AFNA TMS370C356AFNA TMS370C356AFNA TMS370C356AFNA TMS370C356AFNA TMS370C456AFNA TMS370C356AFNA TMS370C456AFNA TMS370C356AFNA TMS370C356AFNA TMS370C356AFNA TMS370C358AFNA TMS370C358AFNA TMS370C358AFNA TMS370C358AFNA TMS370C358AFNA TMS370
FZ – 68 pin (50-mil pin spacing)	CERAMIC LEADED CHIP CARRIER (CLCC)	FZ(S-CQCC-J**) J-LEADED CERAMIC CHIP CARRIER	SE370C756AFZT SE370C758AFZT SE370C758BFZT SE370C759AFZT
JN – 64 pin (70-mil pin spacing)	CERAMIC SHRINK DUAL-IN-LINE PACKAGE (CSDIP)	JN(R-CDIP-T64) CERAMIC DUAL-IN-LINE PACKAGE	SE370C756AJNT SE370C758AJNT SE370C758BJNT

Table 26. TMS370Cx5x Family Package Type and Mechanical Cross-Reference



SPNS010F - DECEMBER 1986 - REVISED FEBRUARY 1997

Table 26. TMS370Cx5x Family Package Type and Mechanical Cross-Reference (Continued)

PKG TYPE (mil pin spacing)	TMS370 GENERIC NAME	PKG TYPE NO. AND MECHANICAL NAME	DEVICE PART NUMBERS
NM – 64 pin (70-mil pin spacing)	PLASTIC SHRINK DUAL-IN-LINE PACKAGE (PSDIP)	NM(R-PDIP-T64) PLASTIC SHRINK DUAL-IN-LINE PACKAGE	TMS370C050ANMA TMS370C050ANML TMS370C050ANML TMS370C050ANMT TMS370C350ANMA TMS370C350ANML TMS370C052ANMA TMS370C052ANML TMS370C052ANML TMS370C052ANML TMS370C352ANML TMS370C056ANML TMS370C056ANML TMS370C056ANML TMS370C056ANML TMS370C356ANMA TMS370C356ANMT TMS370C756ANMT TMS370C058ANML TMS370C058ANML TMS370C058ANML TMS370C058ANML TMS370C058ANML TMS370C058ANML TMS370C058ANML TMS370C058ANML TMS370C058ANML TMS370C758ANML TMS370C758ANMT TMS370C758ANMT TMS370C758ANMT





13-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SE370C756AFZT	OBSOLETE	JLCC	FZ	68		TBD	Call TI	Call TI			
SE370C756AJNT	OBSOLETE	E CDIP	JN	64		TBD	Call TI	Call TI			
SE370C758AFZT	OBSOLETE	JLCC	FZ	68		TBD	Call TI	Call TI			
SE370C758AJNT	OBSOLETE	CDIP	JN	64		TBD	Call TI	Call TI			
SE370C758BFZT	OBSOLETE	JLCC	FZ	68		TBD	Call TI	Call TI			
SE370C758BJNT	OBSOLETE	CDIP	JN	64		TBD	Call TI	Call TI			
SE370C759AFZT	OBSOLETE	JLCC	FZ	68		TBD	Call TI	Call TI			
TMS370C156AFNT	OBSOLETE	PLCC	FN	68		TBD	Call TI	Call TI			
TMS370C256AFNT	OBSOLETE	PLCC	FN	68		TBD	Call TI	Call TI		TMS370C256AFNT @ 1986 TI	
TMS370C356AFNT	OBSOLETE	PLCC	FN	68		TBD	Call TI	Call TI			
TMS370C356ANMT	OBSOLETE	SDIP	NM	64		TBD	Call TI	Call TI			
TMS370C756AFNT	OBSOLETE	PLCC	FN	68		TBD	Call TI	Call TI		@1986 TI TMS370C756AFNT	
TMS370C758AFNTG4	OBSOLETE	PLCC	FN	68		Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR		TMS370C758AFNT @1986 TI	
TMS370C758ANMT	OBSOLETE	SDIP	NM	64		TBD	Call TI	Call TI			
TMS370C758BFNT	OBSOLETE	PLCC	FN	68		TBD	Call TI	Call TI		@1986 TI	
TMS370C758BNMT	OBSOLETE	SDIP	NM	64		TBD	Call TI	Call TI			

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



PACKAGE OPTION ADDENDUM

13-Nov-2013

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated